Control of voltage regulator modules using anticipated load transients

被引：4
作者：
Khaligh, A. [1 ]
Chapman, P. [2 ]
Raghavan, S. S. [1 ]
机构：
[1] IIT, Energy Harvesting & Renewable Energies Lab, Elect & Comp Engn Dept, Elect Power & Power Elect Ctr, Chicago, IL 60616 USA
[2] Univ Illiois, Grainger Ctr Elect Machinery & Elect, Urbana, IL USA
来源：
IET POWER ELECTRONICS | 2011年 / 4卷 / 06期
关键词：
MODE CONTROL; POWER;
D O I：
10.1049/iet-pel.2010.0022
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Fast load transient response and tight regulation are two strict specifications of dc-dc converters, called voltage regulator modules (VRMs), to power desktops and microprocessors. This manuscript presents a VRM topology, in which instead of conventional bulky capacitors, small metal-oxide-semiconductor field-effect transistors (MOSFETs) utilised to provide fast transient requirements of the system. VRM topology based on anticipatory control tightly maintains output voltage of the converter within the required output voltage ripple band during transients. In anticipatory control, since there is no need for instantaneous changes in the inductor current, therefore the dynamic response of the converter to the load changes is ultra-fast. A 12/1.5 V, 25 A and 300 kHz VRM, based on anticipatory control is designed, built and tested. The proposed topology is validated with detailed simulation and a hardware prototype.
引用
收藏
页码：651 / 656
页数：6
相关论文
共 23 条
  • [1] Agrawal J., 2005, Sixth International Conference on Power Electronics and Drive Systems (IEEE Cat. No.05TH8824C), P418
  • [2] Single shot transient suppressor (SSTS) for high current high slew rate microprocessor
    Amoroso, L
    Donati, M
    Zhou, XW
    Lee, FC
    [J]. APEC'99: FOURTEENTH ANNUAL APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, CONFERENCE PROCEEDINGS, VOLS 1 & 2, 1999, : 284 - 288
  • [3] [Anonymous], 306761001 INT
  • [4] [Anonymous], 298646001 INT
  • [5] Designing VRM hysteretic controllers for optimal transient response
    Castilla, Miguel
    de Vicuna, Luis Garcia
    Guerrero, Josep M.
    Matas, Jose
    Miret, Jaume
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2007, 54 (03) : 1726 - 1738
  • [6] Efficient statistical approach to estimate power considering uncertain properties of primary inputs
    Chen, ZP
    Roy, K
    Chou, TL
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (03) : 484 - 492
  • [7] Estimation of power dissipation using a novel power macromodeling technique
    Chen, ZP
    Roy, K
    Chong, EK
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (11) : 1363 - 1369
  • [8] Power prediction for Intel XScale® processors using performance monitoring unit events
    Contreras, G
    Martonosi, M
    [J]. ISLPED '05: Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005, : 221 - 226
  • [9] Selection of optimal closed-loop controllers for DC-DC voltage regulators based on nominal and tolerance design
    del Casale, MDL
    Femia, N
    Lamberti, P
    Mainardi, V
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2004, 51 (04) : 840 - 849
  • [10] Duesterwald E, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P220
123