Novel Hardware Trojan Attack on Activation Parameters of FPGA-Based DNN Accelerators

被引:11
|
作者
Mukherjee, Rijoy [1 ]
Chakraborty, Rajat Subhra [1 ]
机构
[1] Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India
关键词
Deep neural network (DNN); field-programmable gate array (FPGA); hardware accelerators; Hardware Trojan (HT); Security;
D O I
10.1109/LES.2022.3159541
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Deep neural network (DNN) hardware accelerators are being deployed widely to accelerate the inference process. Security of such accelerators is a major challenge, especially when being deployed in safety-critical systems such as autonomous vehicles. In this letter, we present novel Hardware Trojan (HT) attacks on two DNN hardware accelerators, which modifies the activation parameters of the DNN in a field-programmable gate array-based accelerator implementation. The proposed HT is agnostic to the detailed architecture of the DNN. Experimental results demonstrate that the proposed HT is extremely stealthy, and when activated can result in significant degradation in inference accuracy.
引用
收藏
页码:131 / 134
页数:4
相关论文
共 50 条
  • [1] A Hardware Trojan Attack on FPGA-Based Cryptographic Key Generation: Impact and Detection
    Vidya Govindan
    Rajat Subhra Chakraborty
    Pranesh Santikellur
    Aditya Kumar Chaudhary
    Journal of Hardware and Systems Security, 2018, 2 (3) : 225 - 239
  • [2] A benign hardware Trojan on FPGA-based embedded systems
    Department of Computer Science, University of California, Los Angeles , Los Angeles, CA, United States
    Proc. - Int. Conf. Field Programmable Logic Appl., FPL, (464-470):
  • [3] SECDA: Efficient Hardware/Software Co-Design of FPGA-based DNN Accelerators for Edge Inference
    Haris, Jude
    Gibson, Perry
    Cano, Jose
    Agostini, Nicolas Bohm
    Kaeli, David
    2021 IEEE 33RD INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2021), 2021, : 33 - 43
  • [4] Design Space Exploration of FPGA-Based System With Multiple DNN Accelerators
    Kedia, Rajesh
    Goel, Shikha
    Balakrishnan, M.
    Paul, Kolin
    Sen, Rijurekha
    IEEE EMBEDDED SYSTEMS LETTERS, 2021, 13 (03) : 114 - 117
  • [5] Modelling and Analysis of FPGA-based MPSoC System with Multiple DNN Accelerators
    Gao, Cong
    Zhu, Xuqi
    Saha, Sangeet
    McDonald-Maier, Klaus D.
    Zhai, Xiaojun
    2023 21ST IEEE INTERREGIONAL NEWCAS CONFERENCE, NEWCAS, 2023,
  • [6] Design Framework for FPGA-based Hardware Accelerators with Heterogeneous Interconnect
    Cuong Pham-Quoc
    PROCEEDINGS OF 2019 6TH NATIONAL FOUNDATION FOR SCIENCE AND TECHNOLOGY DEVELOPMENT (NAFOSTED) CONFERENCE ON INFORMATION AND COMPUTER SCIENCE (NICS), 2019, : 148 - 153
  • [7] Theoretical Model of Computation and Algorithms for FPGA-Based Hardware Accelerators
    Hora, Martin
    Koncicky, Vaclav
    Tetek, Jakub
    THEORY AND APPLICATIONS OF MODELS OF COMPUTATION, TAMC 2019, 2019, 11436 : 295 - 312
  • [8] FPGA-based DNN Hardware Accelerator for Sensor Network Aggregation Node
    Mohamed, Nadya A.
    Cavallaro, Joseph R.
    2022 56TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS, AND COMPUTERS, 2022, : 322 - 327
  • [9] Circumventing a Ring Oscillator Approach to FPGA-Based Hardware Trojan Detection
    Rilling, Justin
    Graziano, David
    Hitchcock, Jamin
    Meyer, Tim
    Wang, Xinying
    Jones, Phillip
    Zambreno, Joseph
    2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2011, : 289 - 292
  • [10] DSE-Based Hardware Trojan Attack for Neural Network Accelerators on FPGAs
    Guo, Chao
    Yanagisawa, Masao
    Shi, Youhua
    IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS, 2024,