Minimization Method of Finite State Machines for Low Power Design

被引：6
|
作者：
Klimowicz, Adam [1 ]
Solov'ev, Valery [1 ]
Grzes, Tomasz [1 ]
机构：
[1] Bialystok Tech Univ, Fac Comp Sci, Bialystok, Poland
来源：
2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD) | 2015年
关键词：
finite state machines; minimization; logic synthesis; low power design; ASSIGNMENT;
D O I：
10.1109/DSD.2015.21
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
A new method for the minimization of finite state machines (FSMs) is proposed. In this method, such optimization criteria as the power consumption and possibility of merging other states are taken into account already at the stage of minimizing internal states. The method is based on sequential merging of two internal states. For this purpose, the set of all pairs of states that can be merged is found, and the pair that best satisfies the optimization criteria is chosen for merging. Algorithms for the estimation of optimization criteria values are described. Experimental results show, that the minimal number of states does not correspond to minimal dissipated power.
引用
收藏
页码：259 / 262
页数：4
相关论文
共 50 条
  • [41] Minimization of mealy finite-state machines by internal states gluing
    A. S. Klimovich
    V. V. Solov’ev
    Journal of Computer and Systems Sciences International, 2012, 51 : 244 - 255
  • [42] Decomposition of extended finite state machine for low power design
    Lee, MH
    Hwang, TT
    Huang, SY
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 1152 - 1153
  • [43] Minimization of mealy finite-state machines by internal states gluing
    Klimovich, A. S.
    Solov'ev, V. V.
    JOURNAL OF COMPUTER AND SYSTEMS SCIENCES INTERNATIONAL, 2012, 51 (02) : 244 - 255
  • [44] Don't cares in logic minimization of extended finite state machines
    ACM SIGDA; IEEE Circuits and Systems Society; IEICE (Institute of Electronics, Information and Communication Engineers); IPSJ (Information Processing Society of Japan) (Institute of Electrical and Electronics Engineers Inc., United States):
  • [45] Design of Low-Power Two-Hot Finite State Machines Operating on Double-Edge Clock
    Oliveira, Duarte L.
    Curtinhas, Tiago
    Faria, Lester A.
    Oliveira, Joao Luis V.
    Romano, Leonardo
    PROCEEDINGS OF THE 2016 IEEE ANDESCON, 2016,
  • [46] Design automation of testable finite state machines
    Miroschnyk, Maryna
    Pakhomov, Yuriy
    German, Edward
    Shkil, Alexander
    Kulak, Elvira
    Kucherenko, Dariia
    2017 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2017,
  • [47] An Evolutionary Strategy Based State Assignment for Area-minimization Finite State Machines
    Tao, Yanyun
    Zhang, Lijun
    Zhang, Yuzhen
    2015 IEEE SYMPOSIUM SERIES ON COMPUTATIONAL INTELLIGENCE (IEEE SSCI), 2015, : 1491 - 1498
  • [48] Sequential algorithm for low-power encoding internal states of finite state machines
    T. N. Grzes
    V. V. Solov’ev
    Journal of Computer and Systems Sciences International, 2014, 53 : 92 - 99
  • [49] Sequential algorithm for low-power encoding internal states of finite state machines
    Grzes, T. N.
    Solov'ev, V. V.
    JOURNAL OF COMPUTER AND SYSTEMS SCIENCES INTERNATIONAL, 2014, 53 (01) : 92 - 99
  • [50] A Partitioning Tool for Designing Low-Power Partitioned Finite-State Machines
    Oliveira, Duarte L.
    Dalalio, Gabriel
    Ferreira, Luiz S.
    Batista, Gracieth C.
    2022 IEEE ANDESCON, 2022, : 25 - 30
12345