共 49 条
[2]
A CMOS fully balanced four-terminal floating nullor
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS,
2002, 49 (04)
:413-424
[3]
A CMOS fully balanced differential difference amplifier and its applications
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING,
2001, 48 (06)
:614-620
[4]
A CMOS fully balanced second-generation current conveyor
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING,
2003, 50 (06)
:278-287
[5]
Babu VS, 2009, ICIEA: 2009 4TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-6, P127, DOI 10.1109/ICIEA.2009.5138183
[7]
Carrillo JM, 2005, Proceedings of the 2005 European Conference on Circuit Theory and Design, Vol 1, P261
[8]
Chan PK, 2004, 2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, P33
[9]
Chawla R., 2005, 2005 48th IEEE International Midwest Symposium on Circuits and Systems (IEEE Cat. No. 05CH37691), P1649