A methodology for design space exploration in embedded DSP applications

被引：0

作者：

Economakos, George ^{[1
]}

Anagnostopoulos, Kostas ^{[1
]}

Sideris, Isidoros ^{[1
]}

机构：

[1] Natl Tech Univ Athens, Sch Elect & Comp Engn, Microproc & Digital Syst Lab, GR-15780 Athens, Greece

来源：

2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3 | 2006年

关键词：

D O I：

10.1109/ICECS.2006.379713

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Advances in IC fabrication technology have made the design of complex and powerful embedded appliances feasible. To design such appliances, a hardware/software co-design methodology, which allows concurrent hardware and software development before a system prototype is available, is the preferred solution. This paper presents a co-design methodology for embedded DSP applications, starting from MATLAB/Simulink descriptions and exploring the design space based on SystemC 2.1. It unifies software (applications and RTOS) and hardware (CPU, DSP and glue logic) through different abstraction levels. The paper presents the different entities, tools and techniques required for an accurate system co-simulation during all refinement phases, from functionality to implementation.

引用

页码：110 / 113

页数：4

共 50 条

[41] Broadening the Exploration of the Accelerator Design Space in Embedded Scalable Platforms [J].

Piccolboni, Luca ;

Mantovani, Paolo ;

Di Guglielmo, Giuseppe ;

Carloni, Luca P. .

2017 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2017,

[42] RECAST -: Design space exploration for dynamic and reconfigurable embedded computing [J].

Preusser, TB ;

Köhler, S ;

Spallek, RG .

ESA'04 & VLSI'04, PROCEEDINGS, 2004, :130-135

[43] Variability-Aware Design Space Exploration Of Embedded Memories [J].

Ganapathy, Shrikanth ;

Karakonstantis, Georgios ;

Canal, Ramon ;

Burg, Andreas Peter .

2014 IEEE 28TH CONVENTION OF ELECTRICAL & ELECTRONICS ENGINEERS IN ISRAEL (IEEEI), 2014,

[44] Consideration of Security Attacks in the Design Space Exploration of Embedded Systems [J].

Gressl, Lukas ;

Steger, Christian ;

Neffe, Ulrich .

2019 22ND EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2019, :530-537

[45] A C compiler based methodology for implementing audio DSP applications on a class of embedded systems [J].

Djukic, Miodrag ;

Cetic, Nenad ;

Kovacevic, Jelena ;

Popovic, Aliroslav .

2008 IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, VOLS 1 AND 2, 2008, :235-238

[46] Towards a Design Space Exploration Methodology for System-on-Chip [J].

Chariete, A. ;

Bakhouya, M. ;

Gaber, J. ;

Wack, M. .

CYBERNETICS AND INFORMATION TECHNOLOGIES, 2014, 14 (01) :101-111

[47] A methodology for system-level analog design space exploration [J].

De Bernardinis, F ;

Vincentelli, AS .

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, :676-677

[48] A Design Space Exploration Methodology for Parameter Optimization in Multicore Processors [J].

Kansakar, Prasanna ;

Munir, Arslan .

2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, :613-618

[49] A Design Space Exploration Methodology for Parameter Optimization in Multicore Processors [J].

Kansakar, Prasanna ;

Munir, Arslan .

IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2018, 29 (01) :2-15

[50] Low Effort Design Space Exploration Methodology for Configurable Caches [J].

Alsafrjalani, Mohamad Hammam ;

Gordon-Ross, Ann .

COMPUTERS, 2018, 7 (02)

← 1 2 3 4 5 →