On-chip ESD protection design by using polysilicon diodes in CMOS process

被引：19
|
作者：
Ker, MD [1 ]
Chen, TY
Wang, TH
Wu, CY
机构：
[1] Natl Chiao Tung Univ, Inst Elect, Integrated Circuits & Syst Lab, Hsinchu 300, Taiwan
[2] Sunplus Technol Co Ltd, Prod & Technol Div, Hsinchu, Taiwan
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2001年 / 36卷 / 04期
关键词：
electrostatic discharge (ESD); ESD protection circuit; polysilicon diode; smart card; transmission-line-pulse (TLP) generator;
D O I：
10.1109/4.913746
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A novel on-chip electrostatic discharge (ESD) protection design by using polysilicon diodes as the ESD clamp devices in CMOS process is first proposed in this paper, Different process splits have been experimentally evaluated to find the suitable doping concentration for optimizing the polysilicon diodes for both on-chip ESD protection design and the application requirements of the smart-card ICs. The secondary breakdown current (It2) of the polysilicon diodes under the forward- and reverse-bias conditions has been measured by the transmission-line-pulse (TLP) generator to investigate its ESD robustness, Moreover, by adding an efficient VDD-to-VSS clamp circuit into the IC, the human-body-model (HBM) ESD robustness of the IC with polysilicon diodes as the ESD clamp devices has been successfully improved from the original similar to 300 V to become greater than or equal to3 kV, This design has been practically applied in a mass-production smart-card IC.
引用
收藏
页码：676 / 686
页数：11
相关论文
共 50 条
  • [21] On-chip ESD protection circuit design with novel substrate-triggered SCR device in sub-quarter-micron CMOS process
    Ker, MD
    Hsu, KC
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 529 - 532
  • [22] ESD implantations in 0.18-μm salicided CMOS technology for on-chip ESD protection with layout consideration
    Ker, MD
    Chuang, CH
    PROCEEDINGS OF THE 2001 8TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2001, : 85 - 90
  • [23] ESD implantations for on-chip ESD protection with layout consideration in 0.18-μm salicided CMOS technology
    Ker, MD
    Chuang, CH
    Lo, WY
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2005, 18 (02) : 328 - 337
  • [24] A new design methodology using simulation for on-chip ESD protection designs for integrated circuits
    Wang, AZ
    Tsay, CH
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 509 - 512
  • [25] On-chip high-voltage charge pump circuit in standard CMOS processes with polysilicon diodes
    Ker, Ming-Dou
    Chen, Shih-Lun
    2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 157 - 160
  • [26] Whole-chip ESD protection design for submicron CMOS VLSI
    Ker, MD
    Liu, SC
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1920 - 1923
  • [27] On-chip ESD protection design for integrated circuits: an overview for IC designers
    Wang, AZ
    Feng, HG
    Gong, K
    Zhan, RY
    Stine, J
    MICROELECTRONICS JOURNAL, 2001, 32 (09) : 733 - 747
  • [28] Design of ESD Protection Diodes With Embedded SCR for Differential LNA in a 65-nm CMOS Process
    Lin, Chun-Yu
    Fan, Mei-Lian
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2014, 62 (11) : 2723 - 2732
  • [29] Circuit and process design considerations for ESD protection in advanced CMOS process
    Anderson, Warren R.
    Microelectronics Reliability, 1997, 37 (07): : 1087 - 1103
  • [30] On-chip transient detection circuit for system-level ESD protection in CMOS ICs
    Ker, Ming-Dou
    Yen, Cheng-Cheng
    Shih, Pi-Chia
    PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 361 - 364
12345