High-Performance Implementation of Power Components on FPGA Platform

被引:8
作者
Jarrah, Amin [1 ]
Haymoor, Zaid Sari [1 ]
Al-Masri, Hussein M. K. [2 ]
Almomany, Abedalmuhdi [1 ]
机构
[1] Yarmouk Univ, Dept Comp Engn, Irbid 21163, Jordan
[2] Yarmouk Univ, Dept Elect Power Engn, Irbid 21163, Jordan
关键词
FPGA; High performance; Non-linear loads; Parallel architecture and optimization; Power system; Power electronic; REACTIVE POWER;
D O I
10.1007/s42835-022-01005-6
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Recently, the utility electric grid has been facing many problems in power quality because of using power electronic devices for controlling most of the Alternating Current and Direct Current loads. Solving the issue of reactive power at the end-user side became more challenging because of the sudden changes in loads considering harmonics. This leads to many reactive power compensation system failures due to the use of mechanical switching mechanisms which became useless in front of those sudden changes because of harmonics. In this paper, a solution is proposed to solve the aforementioned constraints. Moreover, a high-speed computation platform or field programmable gate array (FPGA) is used to measure and calculate voltages, currents, harmonic components, total harmonic distortion, active and reactive electrical power depending on distortion and displacement factors. The Xilinx Vivado high-level synthesis tool is used to implement the created design on the targeted FPGA device. The proposed approach can be used to determine the required design specification of the hardware that is suitable for real-time applications of any electric power analyzer that uses FPGA boards along with the proposed optimization algorithms. Experimental results validate the advantages of the proposed optimizing approach with approximately up to 15 folds of improvements when it is compared to a regular non-optimized design.
引用
收藏
页码:1555 / 1571
页数:17
相关论文
共 32 条
[1]  
Adak S., 2021, RES REV ENG, P1
[2]   Parallel implementation of genetic algorithm on FPGA using Vivado high level synthesis [J].
Alqudah, Eman ;
Jarrah, Amin .
INTERNATIONAL JOURNAL OF BIO-INSPIRED COMPUTATION, 2020, 15 (02) :90-99
[3]  
Antonov A, 2020, 2020 26 C OP INN ASS, P1
[4]   Towards an electricity-powered world [J].
Armaroli, Nicola ;
Balzani, Vincenzo .
ENERGY & ENVIRONMENTAL SCIENCE, 2011, 4 (09) :3193-3222
[5]  
Baidya Paresh, 2020, Advanced Computing and Intelligent Engineering. Proceedings of ICACIE 2018. Advances in Intelligent Systems and Computing (AISC 1089), P165, DOI 10.1007/978-981-15-1483-8_15
[6]   High-Level Annotation of Routing Congestion for Xilinx Vivado HLS Designs [J].
Bin Tariq, Osama ;
Shan, Junnan ;
Floros, Georgios ;
Sotiriou, Christos P. ;
Casu, Mario R. ;
Lazarescu, Mihai Teodor ;
Lavagno, Luciano .
IEEE ACCESS, 2021, 9 :54286-54297
[8]  
Canturk S., 2015, Electrical Power Quality and Utilisation Journal, VXVIII, P1
[9]   Hardware Implementation of FFT/IFFT Algorithms Incorporating Efficient Computational Elements [J].
Elango, Konguvel ;
Muniandi, Kannan .
JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2019, 14 (04) :1717-1721
[10]   Calculating Reactive Power Compensation for Large-Scale Street Lighting [J].
Ernst, Sebastian ;
Kotulski, Leszek ;
Lerch, Tomasz ;
Rad, Michal ;
Sedziwy, Adam ;
Wojnicki, Igor .
COMPUTATIONAL SCIENCE - ICCS 2020, PT II, 2020, 12138 :538-550