Hardware Architecture of Layered Decoders for PLDPC-Hadamard Codes

被引：0

作者：

Zhang, Peng-Wei ^{[1
,2
]}

Jiang, Sheng ^{[1
]}

Lau, Francis C. M. ^{[1
]}

Sham, Chiu-Wing ^{[3
]}

机构：

[1] Hong Kong Polytech Univ, Dept Elect & Informat Engn, Future Wireless Networks & IoT Focusing Area, Hong Kong, Peoples R China

[2] Huawei Technol Ltd, Chengdu 611731, Peoples R China

[3] Univ Auckland, Dept Comp Sci, Auckland 1010, New Zealand

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | 2022年 / 69卷 / 12期

关键词：

Hardware design; layered decoding; PLDPC-Hadamard code; PARITY-CHECK CODES; QC-LDPC DECODER; EFFICIENT; DESIGN; RESOLUTION; ALGORITHM;

D O I：

10.1109/TCSI.2022.3200687

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Protograph-based low-density parity-check Hadamard codes (PLDPC-HCs) are a new type of ultimate-Shannon-limit-approaching codes. In this paper, we propose a hardware architecture for the PLDPC-HC layered decoders. The decoders consist mainly of random address memories, Hadamard sub-decoders and control logics. Two types of pipelined structures are presented and the latency and throughput of these two structures are derived. Implementation of the decoder design on an FPGA board shows that a throughput of 1.48 Gbps is achieved with a bit error rate (BER) of 10(-5) at around E-b/N-0 = -0.40 dB. The decoder can also achieve the same BER at E-b/N-0 = -1.14 dB with a reduced throughput of 0.20 Gbps.

引用

页码：5325 / 5338

页数：14

共 38 条

[31] Hierarchical and High-Girth QC LDPC Codes [J].

Wang, Yige ;

Draper, Stark C. ;

Yedidia, Jonathan S. .

IEEE TRANSACTIONS ON INFORMATION THEORY, 2013, 59 (07) :4553-4583

[32] Generalized low-density parity-check codes based on Hadamard constraints [J].

Yue, Guosen ;

Ping, Li ;

Wang, Xiaodong .

IEEE TRANSACTIONS ON INFORMATION THEORY, 2007, 53 (03) :1058-1079

[33] A High-Throughput LDPC Decoder Architecture With Rate Compatibility [J].

Zhang, Kai ;

Huang, Xinming ;

Wang, Zhongfeng .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (04) :839-847

[34] Layered Decoding for Protograph-Based Low-Density Parity-Check Hadamard Codes [J].

Zhang, Peng W. ;

Lau, Francis C. M. ;

Sham, Chiu-W. .

IEEE COMMUNICATIONS LETTERS, 2021, 25 (06) :1776-1780

[35] Protograph-Based LDPC Hadamard Codes [J].

Zhang, Peng-Wei ;

Lau, Francis C. M. ;

Sham, Chiu-Wing .

IEEE TRANSACTIONS ON COMMUNICATIONS, 2021, 69 (08) :4998-5013

[36]

Zhang Pengchuan, 2020, CoRR abs/2007.02041

[37] Quantized Iterative Message Passing Decoders with Low Error Floor for LDPC Codes [J].

Zhang, Xiaojie ;

Siegel, Paul H. .

IEEE TRANSACTIONS ON COMMUNICATIONS, 2014, 62 (01) :1-14

[38] Design of a High-Throughput QC-LDPC Decoder With TDMP Scheduling [J].

Zhao, Ming ;

Zhang, Xiaolin ;

Zhao, Ling ;

Lee, Chen .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (01) :56-60

← 1 2 3 4 →