Direct Cu Plating of High Aspect Ratio Through Silicon Vias (TSVs) with Ru Seed on 300 mm Wafer

被引：0

作者：

Wafula, Fred ^{[1
]}

Pattanaik, Gyanaranjan ^{[1
]}

Enloe, Jack ^{[1
]}

Hummler, Klaus ^{[2
]}

Sapp, Brian ^{[2
]}

机构：

[1] Atotech USA Inc, Albany, NY 12203 USA

[2] SEMATECH, Albany, NY 12203 USA

来源：

2014 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC) | 2014年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, physical and electrical results of full wafer direct Cu plating of 2x40 mu m TSVs with thin Ru seed are presented. Physical vapor deposition of about 100 nm Cu in the field is shown to improve plating non-uniformity across the structured wafer. TSV plating using Atotech's TSV III chemistry results in bottom-up growth with strong TSV sidewall suppression and void free TSV fill. Early results for in-line electrical test and voltage ramp dielectric breakdown reliability testing are discussed.

引用

页码：143 / 145

页数：3

共 50 条

[1] Development of Cu Seed Layers in Ultra-High Aspect Ratio Through-Silicon-Vias (TSVs) with Small Diameters
Zhang, Ziyue
Ding, Yingtao
Xiao, Lei
Cai, Ziru
Yang, Baoyan
Wu, Zhaohu
Su, Yuwen
Chen, Zhiming
IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1904 - 1909
[2] A Thermal Performance Measurement Method for Blind Through Silicon Vias (TSVs) in a 300mm Wafer
Chien, Heng-Chieh
Chao, Yu-Lin
Lau, John H.
Tain, Ra-Min
Dai, Ming-Ji
Tzeng, Pei-Jer
Lin, Cha-Hsin
Hsin, Yu-Chen
Chen, Shang-Chun
Chen, Jui-Chin
Chen, Chien-Chou
Ho, Chi-Hon
Lo, Wei-Chung
Ku, Tzu-Kun
Kao, Ming-Jer
2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1204 - 1210
[3] Oxide liner, barrier and seed layers, and Cu plating of blind through silicon vias (TSVs) on 300 mm wafers for 3D IC integration
Wu, Chien-Ying
Chen, Shang-Chun
Tzeng, Pei-Jer
Lau, John H.
Hsu, Yi-Feng
Chen, Jui-Chin
Hsin, Yu-Chen
Chen, Chien-Chou
Shen, Shang-Hung
Lin, Cha-Hsin
Ku, Tzu-Kun
Kao, Ming-Jer
Journal of Microelectronics and Electronic Packaging, 2012, 9 (01): : 31 - 36
[4] FABRICATION OF HIGH ASPECT RATIO THROUGH SILICON VIAS (TSVs) BY MAGNETIC ASSEMBLY OF NICKEL WIRES
Fischer, A. C.
Roxhed, N.
Haraldsson, T.
Heinig, N.
Stemme, G.
Niklaus, F.
2011 IEEE 24TH INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS), 2011, : 37 - 40
[5] Enabling Continuous Cu Seed Layer for Deep Through-Silicon-Vias With High Aspect Ratio by Sequential Sputtering and Electroless Plating
Zhang, Ziyue
Ding, Yingtao
Xiao, Lei
Cai, Ziru
Yang, Baoyan
Chen, Zhiming
Xie, Huikai
IEEE ELECTRON DEVICE LETTERS, 2021, 42 (10) : 1520 - 1523
[6] Wafer Scale Insulation of High Aspect Ratio Through-Silicon Vias by iCVD
Jousseaume, Vincent
Guerin, Chloe
Ichiki, Kazuya
Lagrange, Melanie
Altemus, Bruce
Zavvou, Chara
Veillerot, Marc
Mourier, Thierry
Faguet, Jacques
ACS APPLIED MATERIALS & INTERFACES, 2024, 16 (24) : 31624 - 31635
[7] High aspect ratio and low capacitance through-silicon-vias (TSVs) with polymer insulation layers
Huang, Cui
Chen, Qianwen
Wu, Dong
Wang, Zheyao
MICROELECTRONIC ENGINEERING, 2013, 104 : 12 - 17
[8] Vapor Deposition of Highly Conformal Copper Seed Layers for Plating Through-Silicon Vias (TSVs)
Au, Yeung
Wang, Qing Min
Li, Huazhi
Lehn, Jean-Sebastien M.
Shenai, Deo V.
Gordon, Roy G.
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2012, 159 (06) : D382 - D385
[9] Microwave characterization and modeling of high aspect ratio through-wafer interconnect vias in silicon substrates
Leung, LLW
Chen, KJ
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2005, 53 (08) : 2472 - 2480
[10] Benzocyclobutene polymer filling of high aspect-ratio annular trenches for fabrication of Through-Silicon-Vias (TSVs)
Chen, Qianwen
Huang, Cui
Wang, Zheyao
MICROELECTRONICS RELIABILITY, 2012, 52 (11) : 2670 - 2676

← 1 2 3 4 5 →