The hardware structure design of perceptron with FPGA implementation

被引:0
|
作者
Wang, QR [1 ]
Yi, B [1 ]
Xie, Y [1 ]
Liu, BR [1 ]
机构
[1] Guangdong Univ Technol, Fac Automat, Guangzhou 510080, Peoples R China
来源
2003 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN AND CYBERNETICS, VOLS 1-5, CONFERENCE PROCEEDINGS | 2003年
关键词
neural networks; perceptron; FPGA; VHDL; Top-Down;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Most commonly, neural networks's models or algorithms are simulated and implemented by computer programming in neural networks theory research. But in many practical applications, it is necessary to consider essential issues such as hardware implementation. Specific application of neural networks hardware has the advantages of high speed, small in size, good performance and low cost. Thus, the implementation of high performance neural networks hardware is the final target in some actual applications. In this paper, a hardware structure of single perceptron that serves as the basic nerve cell and its implementation method with FPGA is introduced. It is based on VLSI implementation approach for the standard neural networks. The method proposed is a primary discussion and research for the hardware implementation of artificial neural networks.
引用
收藏
页码:762 / 767
页数:6
相关论文
共 50 条
  • [1] Efficient FPGA Implementation of Feedback Perceptron for Hardware Acceleration
    Mohaidat, Tamador
    Syed, Azeemuddin
    Alqodah, Mohammed
    Khalil, Kasem
    2024 IEEE 3RD INTERNATIONAL CONFERENCE ON COMPUTING AND MACHINE INTELLIGENCE, ICMI 2024, 2024,
  • [2] Design and Implementation of Hardware Firewall using FPGA
    Keni, Swati Maloji
    Mande, Sudhakar
    2018 3RD INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2018,
  • [3] Hardware implementation of the LDPC decoder in the FPGA structure
    Kuc, Mateusz
    Sulek, Wojciech
    Kania, Dariusz
    PRZEGLAD ELEKTROTECHNICZNY, 2019, 95 (03): : 58 - 62
  • [4] Design and Implementation of Hardware Architecture for Denoising Using FPGA
    Jeon, ByungMoo
    Lee, SangJun
    Jin, Jungdong
    Dung Duc Nguyen
    Jeon, Jae Wook
    2013 IEEE 9TH INTERNATIONAL COLLOQUIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS (CSPA), 2013, : 83 - 88
  • [5] Hardware design and implementation of a novel ANN-based chaotic generator in FPGA
    Alcin, Murat
    Pehlivan, Ihsan
    Koyuncu, Ismail
    OPTIK, 2016, 127 (13): : 5500 - 5505
  • [6] Design and FPGA Implementation of Ternary Hardware IP Core for Square Root Function
    Hassine, Siwar Ben Haj
    Jemai, Mehdi
    Ouni, Bouraoui
    2017 INTERNATIONAL CONFERENCE ON ENGINEERING & MIS (ICEMIS), 2017,
  • [7] The Design and Hardware Implementation of OFDM System Receiver Based on FPGA
    Yang, Jun
    Han, Qing
    Li, Hongye
    Li, Wenlong
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON CHEMICAL, MATERIAL AND FOOD ENGINEERING, 2015, 22 : 819 - 821
  • [8] Design and Implementation of MIMO-STBC Systems on FPGA Hardware
    Nguyen Trung Hieu
    Nguyen Thanh Tu
    Le Tran Danh
    Au Ngoc Duc
    Bui Huu Phu
    2012 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC 2012), 2012, : 274 - 277
  • [9] Hardware implementation of the QC-LDPC decoder in the FPGA structure
    Kuc, Mateusz
    Sulek, Wojciech
    Kania, Dariusz
    PRZEGLAD ELEKTROTECHNICZNY, 2020, 96 (09): : 16 - 20
  • [10] The Method of Hardware Implementation of Fuzzy Systems on FPGA
    Przybyl, Andrzej
    Er, Meng Joo
    ARTIFICIAL INTELLIGENCE AND SOFT COMPUTING, ICAISC 2016, 2016, 9692 : 284 - 298