Investigation of plasma damage effects on characteristics and reliability of MOS devices with thin gate dielectrics

被引：2
|
作者：
Brozek, T [1 ]
Huber, J [1 ]
Walls, J [1 ]
机构：
[1] Motorola Inc, Digital DNA Labs, Ctr Integrated Syst Dev, Mesa, AZ 85202 USA
来源：
SOLID-STATE ELECTRONICS | 2001年 / 45卷 / 08期
关键词：
D O I：
10.1016/S0038-1101(00)00272-0
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Device damage due to plasma process-induced charging continues to be a great threat and concern in modern CMOS technologies. This paper investigates NMOS vs. PMOS device sensitivity to plasma charging originating from various processing steps. This dependence is studied with respect to the gate oxide thickness and large antenna devices are used to evaluate device yield, latent damage, and residual effect of charging on device performance and reliability. In addition to results obtained for oxides of 40-90 Angstrom, specific studies are performed to explore the resistance to charging damage in CMOS devices with 50 Angstrom gate oxide grown with various oxidation processes. (C) 2001 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码：1299 / 1307
页数：9
相关论文
共 50 条
  • [41] Control current stress technique for the investigation of gate dielectrics of MIS devices
    Andreev, Vladimir V.
    Bondarenko, Gennady G.
    Maslovsky, Vladimir M.
    Stolyarov, Alexander A.
    Andreev, Dmitry V.
    PHYSICA STATUS SOLIDI C: CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 12, NO 3, 2015, 12 (03): : 299 - 303
  • [42] Gate oxide reliability of 4H-SiC MOS devices
    Krishnaswami, S
    Das, M
    Hull, B
    Ryu, SH
    Scofield, J
    Agarwal, A
    Palmour, J
    2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 592 - 593
  • [43] Comparison of electrical and reliability characteristics of different 14 Å oxynitride gate dielectrics
    Pan, TM
    Lin, HS
    Chen, MG
    Liu, CH
    Chang, YJ
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (07) : 416 - 418
  • [44] Effects of Interface Traps and Oxide Traps on Gate Capacitance of MOS Devices with Ultrathin (EOT ∼ 1 nm) High-κ Stacked Gate Dielectrics
    Sarwar, A. T. M. Golam
    Siddiqui, Mahmudur Rahman
    Siddique, Radwanul Hasan
    Khosru, Quazi Deen Mohd
    TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 999 - 1003
  • [45] Fast productive WLR characterisation methods of plasma induced damage of thin and thick MOS gate oxides
    Martin, Andreas
    Siol, Christopher
    Schluender, Christian
    2006 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT, 2006, : 98 - +
  • [46] Impacts of plasma process-induced damage on ultra-thin gate oxide reliability
    Eriguchi, K
    Yamada, T
    Kosaka, Y
    Niwa, M
    1997 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 35TH ANNUAL, 1997, : 178 - 183
  • [47] Reliability assessment of thin gate oxides with a low level leakage current induced by plasma damage
    Kim, SU
    1998 3RD INTERNATIONAL SYMPOSIUM ON PLASMA PROCESS-INDUCED DAMAGE, 1998, : 96 - 99
  • [48] Low temperature-high pressure grown thin gate dielectrics for MOS applications
    Rao, VR
    Hansch, W
    Mahapatra, S
    Sharma, DK
    Vasi, J
    Grabolla, T
    Eisele, I
    MICROELECTRONIC ENGINEERING, 1999, 48 (1-4) : 223 - 226
  • [49] RECOVERY CHARACTERISTICS OF RADIATION DAMAGE IN MOS DEVICES.
    Ushizaka, Hironori
    Shimaya, Masakazu
    Shiono, Noboru
    Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes, 1986, 25 (06): : 930 - 931
  • [50] Photoresist as a choice of molecularly thin gate dielectrics in graphene-based devices
    Zhou, Minmin
    Zhang, Dehui
    Zhang, Dakuan
    Sun, Huabin
    Liu, Zhe
    Chen, Tianhong
    Liu, Che-Hong
    Wang, Xinran
    Zhong, Zhaohui
    Shi, Yi
    APL MATERIALS, 2021, 9 (03)
12345