A 12-b 16-GS/s RF-Sampling Capacitive DAC for Multi-Band Soft Radio Base-Station Applications With On-Chip Transmission-Line Matching Network in 16-nm FinFET
被引:7
|
作者:
Gruber, Daniel
论文数: 0引用数: 0
h-index: 0
机构:
Intel Austria GmbH, A-9524 Villach, AustriaIntel Austria GmbH, A-9524 Villach, Austria
Gruber, Daniel
[1
]
Clara, Martin
论文数: 0引用数: 0
h-index: 0
机构:
Intel Corp, Santa Clara, CA 95054 USAIntel Austria GmbH, A-9524 Villach, Austria
Clara, Martin
[2
]
Perez, Ramon Sanchez
论文数: 0引用数: 0
h-index: 0
机构:
Intel Corp, Madrid 28020, SpainIntel Austria GmbH, A-9524 Villach, Austria
Perez, Ramon Sanchez
[3
]
Wang, Yu-Shan
论文数: 0引用数: 0
h-index: 0
机构:
Intel Corp, Hillsboro, OR 97124 USAIntel Austria GmbH, A-9524 Villach, Austria
Wang, Yu-Shan
[4
]
Duller, Christoph
论文数: 0引用数: 0
h-index: 0
机构:
Intel Austria GmbH, A-9524 Villach, AustriaIntel Austria GmbH, A-9524 Villach, Austria
Duller, Christoph
[1
]
Rauter, Gerald
论文数: 0引用数: 0
h-index: 0
机构:
Intel Austria GmbH, A-9524 Villach, AustriaIntel Austria GmbH, A-9524 Villach, Austria
Rauter, Gerald
[1
]
Torta, Patrick
论文数: 0引用数: 0
h-index: 0
机构:
Intel Austria GmbH, A-9524 Villach, AustriaIntel Austria GmbH, A-9524 Villach, Austria
Torta, Patrick
[1
]
Knoblinger, Gerhard
论文数: 0引用数: 0
h-index: 0
机构:
Intel Austria GmbH, A-9524 Villach, AustriaIntel Austria GmbH, A-9524 Villach, Austria
Knoblinger, Gerhard
[1
]
Azadet, Kamran
论文数: 0引用数: 0
h-index: 0
机构:
Intel Corp, Santa Clara, CA 95054 USAIntel Austria GmbH, A-9524 Villach, Austria
Computer architecture;
Voltage;
Microprocessors;
Radio frequency;
Linearity;
Capacitors;
Power dissipation;
Capacitive D;
A converter (CDAC);
digital pre-distortion (DPD);
direct RF-sampling;
segment mismatch correction (SMC);
soft radio;
transmission-line transformer (TLT);
DIGITAL PREDISTORTION;
ADC;
D O I:
10.1109/JSSC.2021.3109489
中图分类号:
TM [电工技术];
TN [电子技术、通信技术];
学科分类号:
0808 ;
0809 ;
摘要:
A 16-GS/s single 1.2-V supply direct RF-sampling capacitive D/A converter for soft radio base-station applications is implemented in a 16-nm FinFET technology. Due to co-integration with a wideband on-chip matching network, the D/A converter (DAC) is capable of signal synthesis between 600 MHz and 8 GHz, with a measured peak RF output power of +5.6 dBm. The linearity required by cellular base-station applications is achieved by employing several analog-domain linearization techniques, yielding a two-tone intermodulation distortion of better than -70 dBc up to the first Nyquist frequency. When transmitting a true multiband signal covering an instantaneous bandwidth of 1 GHz, an adjacent channel leakage ratio (ACLR) of better than -69 dBc is achieved. Digital segment mismatch correction is shown to improve the linearity of a segmented DAC in deep digital backoff operation. A full-rate digital pre-distortion (DPD) method with efficient model identification is experimentally demonstrated. Using DPD, the design achieves an spurious free dynamic range (SFDR) of better than 72 dBc over the entire 0.6-6-GHz frequency range.