Dual input switched-capacitor-based single-phase hybrid boost multilevel inverter topology with reduced number of components

被引:49
|
作者
Rawa, Muhyaddin [1 ,2 ]
Siddique, Marif Daula [3 ]
Mekhilef, Saad [1 ,3 ,4 ]
Shah, Noraisyah [3 ]
Bassi, Hussain [1 ,5 ]
Seyedmahmoudian, Mehdi [4 ]
Horan, Ben [6 ]
Stojcevski, Alex [4 ]
机构
[1] King Abdulaziz Univ, Ctr Res Excellence Renewable Energy & Power Syst, Jeddah 21589, Saudi Arabia
[2] King Abdulaziz Univ, Fac Engn, Dept Elect & Comp Engn, Jeddah, Saudi Arabia
[3] Univ Malaya, Dept Elect Engn, Power Elect & Renewable Energy Res Lab, Kuala Lumpur 50603, Malaysia
[4] Swinburne Univ Technol, Fac Sci Engn & Technol, Sch Software & Elect Engn, Hawthorn, Vic 3122, Australia
[5] King Abdulaziz Univ, Fac Engn, Dept Elect Engn, Rabigh 25732, Saudi Arabia
[6] Deakin Univ, Sch Engn, Geelong, Vic 3216, Australia
关键词
CONVERTER; VOLTAGE;
D O I
10.1049/iet-pel.2019.0826
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new switched-capacitor-based topology with features of boosting and self-voltage balancing of the capacitor has been proposed in this study. The proposed multilevel inverter topology uses two isolated dc voltage sources with a switched-capacitor to produce 11 levels across the load. In this study, two different modes of the selection of dc voltage sources have been discussed for the proposed topology. Furthermore, the generalised structure of the proposed boost topology has also been discussed. Quantitative comparison with several topologies has been carried out to set the benchmark of the proposed topology. Selective harmonic elimination pulse width modulation technique has been adopted to improve the performance of the suggested topology. The power loss analysis of the proposed topology gives the maximum efficiency of 96.5% at the output power of 100 W and has an efficiency value of 95.3% at the output power of 500 W. The proposed topology has been simulated using PLECS and the simulation results have been verifying using an experimental prototype. The proposed topology has been tested for the different types of load and changes in the modulation index. The experimental results have verified the feasibility of the proposed topology.
引用
收藏
页码:881 / 891
页数:11
相关论文
共 50 条
  • [41] A Reduced Single-Phase Switched-Diode Cascaded Multilevel Inverter
    Hosseinzadeh, Mohammad Ali
    Sarebanzadeh, Maryam
    Rivera, Marco
    Babaei, Ebrahim
    Wheeler, Patrick
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2021, 9 (03) : 3556 - 3569
  • [42] A Single-Phase Reduced Component Count Asymmetrical Multilevel Inverter Topology
    Yeganeh, Mohammad Sadegh Orfi
    Davari, Pooya
    Chub, Andrii
    Mijatovic, Nenad
    Dragicevic, Tomislav
    Blaabjerg, Frede
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2021, 9 (06) : 6780 - 6790
  • [43] Asymmetrical Multilevel Inverter Topology with Reduced Number of Components
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Sarwar, Acid
    Memon, Mudasir Ahmad
    Seyedmahmoudian, Mehdi
    Horan, Ben
    Stojcevski, Alex
    Ogura, Koki
    Rawa, Muhyaddin
    Bassi, Hussain
    2018 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2018,
  • [44] New Single Phase Multilevel Inverter Topology with Reduced Number of Switches
    Malathy, S.
    Ramaprabha, R.
    2016 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2016, : 139 - 144
  • [45] Nonisolated Dual-Output Single-Phase Boost Inverter With Reduced Active and Passive Components
    Zhu, Xiaoquan
    Ye, Kaiwen
    Jin, Ke
    Zhou, Weiyang
    Zhang, Bo
    IEEE Journal of Emerging and Selected Topics in Industrial Electronics, 2023, 4 (01): : 253 - 265
  • [46] Generalised hybrid switching topology for a single-phase modular multilevel inverter
    Kaliamoorthy, Mylsamy
    Rajasekaran, Vairamani
    Raj, Irudayaraj Gerald Christopher
    Raj, Lawrence Hubert Tony
    IET POWER ELECTRONICS, 2014, 7 (10) : 2472 - 2485
  • [47] A generalized switched-capacitor-based modular T-type inverter topology with reduced switch count
    Kakar, Saifullah
    Ayob, Shahrin Md
    Arif, M. Saad Bin
    Lee, Sze Sing
    Mohamad Nordin, Nor Julia
    Ayop, Razman
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2023, 51 (04) : 1841 - 1857
  • [48] A Novel Single Source Bridgeless Nine-Level Switched-Capacitor-Based Quadruple Boost Inverter With Reduced Voltage Stress
    Kumar, Devanand
    Raushan, Ravi
    Ahmad, Md. Waseem
    Dutta, Soham
    IEEE ACCESS, 2024, 12 : 152183 - 152195
  • [49] A Switched-Capacitors Based Multilevel Boost Inverter with Single Input Source
    Ranjan, Aalekh
    Gupta, Krishna Kumar
    Kumar, Lalit
    Jain, Shailendra
    2012 IEEE 5TH INDIA INTERNATIONAL CONFERENCE ON POWER ELECTRONICS (IICPE 2012), 2012,
  • [50] Hybrid switched-capacitor-based boost DC-DC converter with reduced voltage stress
    Van, Tan Luong
    Nguyen, Thanh Hai
    JOURNAL OF ENGINEERING-JOE, 2024, 2024 (10):