Dual input switched-capacitor-based single-phase hybrid boost multilevel inverter topology with reduced number of components

被引:49
作者
Rawa, Muhyaddin [1 ,2 ]
Siddique, Marif Daula [3 ]
Mekhilef, Saad [1 ,3 ,4 ]
Shah, Noraisyah [3 ]
Bassi, Hussain [1 ,5 ]
Seyedmahmoudian, Mehdi [4 ]
Horan, Ben [6 ]
Stojcevski, Alex [4 ]
机构
[1] King Abdulaziz Univ, Ctr Res Excellence Renewable Energy & Power Syst, Jeddah 21589, Saudi Arabia
[2] King Abdulaziz Univ, Fac Engn, Dept Elect & Comp Engn, Jeddah, Saudi Arabia
[3] Univ Malaya, Dept Elect Engn, Power Elect & Renewable Energy Res Lab, Kuala Lumpur 50603, Malaysia
[4] Swinburne Univ Technol, Fac Sci Engn & Technol, Sch Software & Elect Engn, Hawthorn, Vic 3122, Australia
[5] King Abdulaziz Univ, Fac Engn, Dept Elect Engn, Rabigh 25732, Saudi Arabia
[6] Deakin Univ, Sch Engn, Geelong, Vic 3216, Australia
关键词
CONVERTER; VOLTAGE;
D O I
10.1049/iet-pel.2019.0826
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new switched-capacitor-based topology with features of boosting and self-voltage balancing of the capacitor has been proposed in this study. The proposed multilevel inverter topology uses two isolated dc voltage sources with a switched-capacitor to produce 11 levels across the load. In this study, two different modes of the selection of dc voltage sources have been discussed for the proposed topology. Furthermore, the generalised structure of the proposed boost topology has also been discussed. Quantitative comparison with several topologies has been carried out to set the benchmark of the proposed topology. Selective harmonic elimination pulse width modulation technique has been adopted to improve the performance of the suggested topology. The power loss analysis of the proposed topology gives the maximum efficiency of 96.5% at the output power of 100 W and has an efficiency value of 95.3% at the output power of 500 W. The proposed topology has been simulated using PLECS and the simulation results have been verifying using an experimental prototype. The proposed topology has been tested for the different types of load and changes in the modulation index. The experimental results have verified the feasibility of the proposed topology.
引用
收藏
页码:881 / 891
页数:11
相关论文
共 42 条
[1]   Medium-Voltage Multilevel Converters-State of the Art, Challenges, and Requirements in Industrial Applications [J].
Abu-Rub, Haitham ;
Holtz, Joachim ;
Rodriguez, Jose ;
Ge Baoming .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (08) :2581-2596
[2]   Multilevel Converters: Fundamental Circuits and Systems [J].
Akagi, Hirofumi .
PROCEEDINGS OF THE IEEE, 2017, 105 (11) :2048-2065
[3]   Optimal Design of New Cascaded Switch-Ladder Multilevel Inverter Structure [J].
Alishah, Rasoul Shalchi ;
Hosseini, Seyed Hossein ;
Babaei, Ebrahim ;
Sabahi, Mehran .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2017, 64 (03) :2072-2080
[4]   A New General Multilevel Converter Topology Based on Cascaded Connection of Submultilevel Units With Reduced Switching Components, DC Sources, and Blocked Voltage by Switches [J].
Alishah, Rasoul Shalchi ;
Hosseini, Seyed Hossein ;
Babaei, Ebrahim ;
Sabahi, Mehran .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2016, 63 (11) :7157-7164
[5]   Single-phase multilevel inverter based on switched-capacitor structure [J].
Bac-Bien Ngo ;
Minh-Khai Nguyen ;
Kim, Jae-Hong ;
Zare, Firuz .
IET POWER ELECTRONICS, 2018, 11 (11) :1858-1865
[6]   A New Boost Switched-Capacitor Multilevel Converter With Reduced Circuit Devices [J].
Barzegarkhoo, Reza ;
Moradzadeh, Majid ;
Zamiri, Elyas ;
Kojabadi, Hossein Madadi ;
Blaabjerg, Frede .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2018, 33 (08) :6738-6754
[7]   Generalized Structure for a Single Phase Switched-Capacitor Multilevel Inverter Using a New Multiple DC Link Producer With Reduced Number of Switches [J].
Barzegarkhoo, Reza ;
Kojabadi, Hossein Madadi ;
Zamiry, Elyas ;
Vosoughi, Naser ;
Chang, Liuchen .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2016, 31 (08) :5604-5617
[8]   Reduced device count version of single-stage switched-capacitor module for cascaded multilevel inverters [J].
Bhatnagar, Pallavee ;
Agrawal, Rekha ;
Gupta, Krishna Kumar .
IET POWER ELECTRONICS, 2019, 12 (05) :1079-1086
[9]   A Hybrid Task Scheduling Scheme for Heterogeneous Vehicular Edge Systems [J].
Chen, Xiao ;
Thomas, Nigel ;
Zhan, Tianming ;
Ding, Jie .
IEEE ACCESS, 2019, 7 :117088-117099
[10]   A Review of Multilevel Selective Harmonic Elimination PWM: Formulations, Solving Algorithms, Implementation and Applications [J].
Dahidah, Mohamed S. A. ;
Konstantinou, Georgios ;
Agelidis, Vassilios G. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2015, 30 (08) :4091-4106