Performance Evaluation of Turbo Encoder Implementation on a Heterogeneous FPGA-CPU Platform Using SDSoC

被引:0
|
作者
El Adawy, Mohamed [1 ]
Kamaleldin, Ahmed [1 ]
Mostafa, Hassan [1 ]
Said, Sameh [1 ]
机构
[1] Cairo Univ, Elect & Commun Engn Dept, Giza 12613, Egypt
关键词
IoT; SDSoC; Xilinx; FPGA; ZYNQ;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Recently, Developing Internet of Things (IoT) devices has been one of the most important products in the technology industry. Most of IOT products are designed based on System on chip (SoC) platform that allows producing faster and higher system level efficiency products. The Software Develop System-on-Chip (SDSoC) is a C/C++ development environment used to create hardware-software co designs on a heterogeneous FPGA-CPU platform. The questions of what platform and what implementation, whether hardware or software is best suited for more efficient platform. In this paper, these questions are sought to be answered through analysis scenarios of hardware and software implementation using SDSoC tool. This paper introduces a different platforms implementation for hardware-software co-design of turbo encoder synthesized by SDSoC. The turbo encoder widely used in various wireless communication standard such as the 3rd Generation Partnership Project (3GPP). The purpose of this paper is to select platform that achieves performance metrics such as area and power. In addition, new metric was defined to select platform that achieves the best performance.
引用
收藏
页码:286 / 290
页数:5
相关论文
共 50 条
  • [31] The Implementation of a Network Traffic Detection Model Based on GPU and CPU Heterogeneous Platform
    Xie, Peng
    Wu, Yu
    Cheng, Kefei
    PROCEEDINGS OF THE FIRST INTERNATIONAL CONFERENCE ON INFORMATION SCIENCES, MACHINERY, MATERIALS AND ENERGY (ICISMME 2015), 2015, 126 : 1355 - 1360
  • [32] Hardware Architecture and FPGA Implementation of Low Latency Turbo Encoder for Deep-Space Communication Systems
    Pathak, Meghvern
    Shresthat, Rahul
    2023 36TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2023 22ND INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, VLSID, 2023, : 1 - 6
  • [33] FPGA Implementation of Heterogeneous Multicore Platform with SIMD/MIMD Custom Accelerators
    Waidyasooriya, Hasitha Muthumala
    Takei, Yasuhiro
    Hariyama, Masanori
    Kameyama, Michitaka
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1339 - 1342
  • [34] Efficient Neighbor-Sampling-based GNN Training on CPU-FPGA Heterogeneous Platform
    Zhang, Bingyi
    Kuppannagari, Sanmukh R.
    Kannan, Rajgopal
    Prasanna, Viktor
    2021 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2021,
  • [35] Exploring the Dynamics of Large-Scale Gene Regulatory Networks using Hardware Acceleration on a Heterogeneous CPU-FPGA Platform
    da Silva, Lucas B.
    Almeida, Danilo
    Nacif, Jose Augusto M.
    Sanchez-Osorio, Ismael
    Hernandez-Martinez, Carlos A.
    Ferreira, Ricardo
    2017 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2017,
  • [36] Design and Performance Evaluation of Multispectral Sensing Algorithms on CPU, GPU, and FPGA
    Menon, Vivek V.
    Siddiqui, Saquib A.
    Rao, Sanil
    Schmidt, Andrew
    French, Matthew
    Chirayath, Ved
    Li, Alan
    2021 IEEE AEROSPACE CONFERENCE (AEROCONF 2021), 2021,
  • [37] High-Performance Implementation of Power Components on FPGA Platform
    Amin Jarrah
    Zaid Sari Haymoor
    Hussein M. K. Al-Masri
    Abedalmuhdi Almomany
    Journal of Electrical Engineering & Technology, 2022, 17 : 1555 - 1571
  • [38] High-Performance Implementation of Power Components on FPGA Platform
    Jarrah, Amin
    Haymoor, Zaid Sari
    Al-Masri, Hussein M. K.
    Almomany, Abedalmuhdi
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2022, 17 (03) : 1555 - 1571
  • [39] Low-latency Mini-batch GNN Inference on CPU-FPGA Heterogeneous Platform
    Zhang, Bingyi
    Zeng, Hanqing
    Prasanna, Viktor
    2022 IEEE 29TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, DATA, AND ANALYTICS, HIPC, 2022, : 11 - 21
  • [40] Unified 3GPP and 3GPP2 Turbo Encoder FPGA Implementation Using Run-time Partial Reconfiguration
    Tripathi, Shikha
    Mathur, Rishi
    Arya, Jyoti
    2010 WIRELESS TELECOMMUNICATIONS SYMPOSIUM (WTS), 2010,