Simulation of Off-State degradation at high temperature in High Voltage NMOS transistor with STI architecture

被引：0

作者：

Bach, Stephane ^{[1
]}

Borella, Fabio ^{[1
]}

Cambieri, Juri ^{[1
]}

Pizzo, Giansalvo ^{[1
]}

Causio, Alessandro ^{[1
]}

Atzeni, Laura ^{[1
]}

Riccardi, Damiano ^{[1
]}

Zullino, Lucia ^{[1
]}

Croce, Giuseppe ^{[1
]}

Nannipieri, Alessandro ^{[2
]}

机构：

[1] STMicroelectronics, Technol R&D, Via C Olivetti 2, I-20041 Agrate Brianza, Milano, Italy

[2] Synopsys Switzerland, Zurich, Switzerland

来源：

2010 22ND INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD) | 2010年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

After High Temperature Reverse Bias stress, high voltage NMOS transistors designed in 0.18 mu m technologies with STI architecture suffer from R-dson degradation, which can result in long term product failure. In this work, a degradation model is proposed based on results obtained on TCAD simulation, showing very good agreement with the experimental values.

引用

页码：189 / 192

页数：4

共 50 条

[31] A comprehensive analysis of the high-temperature off-state and subthreshold characteristics of SOI MOSFETs
Rudenko, TE
Lysenko, VS
Kilchytska, VI
Rudenko, AN
PERSPECTIVES, SCIENCE AND TECHNOLOGIES FOR NOVEL SILICON ON INSULATOR DEVICES, 2000, 73 : 281 - 293
[32] Reliability degradation of high density DRAM cell transistor junction leakage current induced by band-to-defect tunneling under the off-state bias-temperature stress
Kim, YP
Park, YW
Moon, JT
Kim, SU
39TH ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM 2001, 2001, : 1 - 6
[33] Degradation modeling with spatial mapping method in low temperature poly silicon thin film transistor aged off-state bias
Kim, Kihwan
Song, Minjoon
Kim, Soonkon
Kim, Hyojung
Jeon, Sangho
Cho, Youngmi
Kim, Yongjo
Choi, Byoungdeog
MICROELECTRONICS RELIABILITY, 2021, 116
[34] Improving off-state leakage characteristics for high voltage AlGaN/GaN-HFETs on Si substrates
Moon, Sung-Woon
Twynam, John
Lee, Jongsub
Seo, Deokwon
Jung, Sungdal
Choi, Hong Goo
Shim, Heejae
Yim, Jeong Soon
Roh, Sungwon D.
SOLID-STATE ELECTRONICS, 2014, 96 : 19 - 21
[35] THE EFFECT OF HIGH-K PASSIVATION LAYER ON OFF-STATE BREAKDOWN VOLTAGE OF AlGaAs/InGaAs HEMT
Sun, S. X.
Zhong, Y. H.
Mei, H. Y.
Yao, R. X.
CHen, F. J.
Li, Y. X.
Hu, Y. F.
JOURNAL OF OVONIC RESEARCH, 2021, 17 (02): : 137 - 145
[36] Off-state leakage currents of MOSFETs with high-κ dielectrics
Chang, S
Shin, H
Lee, J
JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2002, 41 (06) : 932 - 936
[37] Degradation processes in AlGaN/GaN HEMTs under high drain-bias off-state stress
Florovic, M.
Kovac, J.
Benko, P.
Skriniarova, J.
Kordos, P.
Donoval, D.
2014 10TH INTERNATIONAL CONFERENCE ON ADVANCED SEMICONDUCTOR DEVICES & MICROSYSTEMS (ASDAM), 2014, : 193 - 196
[38] High voltage transistor degradation in NVM pump application
Bottini, R.
Costantini, S.
Galbiati, N.
Ghetti, A.
Ghidini, G.
Mauri, A.
Scozzari, C.
Sebastiani, A.
MICROELECTRONICS RELIABILITY, 2007, 47 (9-11) : 1384 - 1388
[39] Design and optimization of a hot-carrier resistant high-voltage nMOS transistor
Annese, M
Carniello, S
Manzini, S
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (07) : 1634 - 1639
[40] Impact of Off-State Stress and Negative Bias Temperature Instability on Degradation of Nanoscale pMOSFET
Lee, Nam-Hyun
Kim, Hyungwook
Kang, Bongkoo
IEEE ELECTRON DEVICE LETTERS, 2012, 33 (02) : 137 - 139

← 1 2 3 4 5 →