Energy and Task-Aware Partitioning on Single-ISA Clustered Heterogeneous Processors

被引:12
|
作者
Suyyagh, Ashraf [1 ]
Zilic, Zeljko [1 ]
机构
[1] McGill Univ, Dept Elect & Comp Engn, Montreal, PQ H3A 0E9, Canada
关键词
Task analysis; Program processors; Multicore processing; Real-time systems; Clustering algorithms; Energy consumption; Hardware; Energy-aware scheduling; task partitioning; real-time systems; heterogeneous multicores; ARM big; LITTLE; REAL-TIME TASKS; REGISTER FILE; ALLOCATION;
D O I
10.1109/TPDS.2019.2937029
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Heterogeneous multi-core processing is increasingly adopted in embedded systems. Heterogeneous platforms can provide energy consumption reduction by employing longstanding techniques like Dynamic Voltage and Frequency Scaling (DVFS) and Dynamic Power Management (DPM). An effective energy-management strategy simultaneously exploits hardware- and software-level energy-reduction techniques. Energy-efficient partitioning is one software-level method where task allocation to heterogeneous clusters directly impacts the total system energy. In this paper, we couple the problem of energy-efficient partitioning on single-ISA heterogeneous platforms with task-aware scheduling. Tasks differ in their instruction mix, cache, memory and I/O access, execution path, and active processing and SoC circuitry. This affects their power demand. We make further use of underlying hardware frequency scaling to reduce the system energy. We propose four variants of our Task and Cluster Heterogeneity Aware Partitioning (TCHAP) targeting ARM big.LITTLE platforms, and show that our algorithms achieve up to 30 percent energy-reduction on average compared to a state-of-the-art scheme.
引用
收藏
页码:306 / 317
页数:12
相关论文
共 50 条
  • [1] Measuring Flexibility in Single-ISA Heterogeneous Processors
    Tomusk, Erik
    Dubach, Christophe
    O'Boyle, Michael
    PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT'14), 2014, : 495 - 496
  • [2] Stable Matching Scheduler for Single-ISA Heterogeneous Multi-core Processors
    Wang, Lei
    Liu, Shaoli
    Lu, Chao
    Zhang, Longbing
    Xiao, Junhua
    Wang, Jian
    ADVANCED PARALLEL PROCESSING TECHNOLOGIES, APPT 2015, 2015, 9231 : 45 - 59
  • [3] Intra and inter-core power modelling for single-ISA heterogeneous processors
    Nikov, Krastin
    Nunez-Yanez, Jose
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2020, 12 (03) : 324 - 340
  • [4] Microarchitecture-Aware Code Generation for Deep Learning on Single-ISA Heterogeneous Multi-Core Mobile Processors
    Park, Junmo
    Kwon, Yongin
    Park, Yongjun
    Jeon, Dongsuk
    IEEE ACCESS, 2019, 7 : 52371 - 52378
  • [5] Fairness-Aware Scheduling on Single-ISA Heterogeneous Multi-Cores
    Van Craeynest, Kenzo
    Akram, Shoaib
    Heirman, Wim
    Jaleel, Aamer
    Eeckhout, Lieven
    2013 22ND INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT), 2013, : 177 - 187
  • [6] Comparison of Single-ISA Heterogeneous versus Wide Dynamic Range Processors for Mobile Applications
    Ghasemi, Hamid Reza
    Karpuzcu, Ulya R.
    Kim, Nam Sung
    2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2015, : 304 - 310
  • [7] Model-Based Parallelizer for Embedded Control Systems on Single-ISA Heterogeneous Multicore Processors
    Zhong, Zhaoqian
    Edahiro, Masato
    2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2018, : 117 - 118
  • [8] Task-Aware Priority Scheduling for Multicore Processors
    Shi, Qiu-Wei
    PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND INFORMATION SYSTEMS, 2016, 52 : 106 - 110
  • [9] Adaptive Workload-Aware Task Scheduling for Single-ISA Asymmetric Multicore Architectures
    Chen, Quan
    Guo, Minyi
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2014, 11 (01)
  • [10] Energy-Efficient Allocation of Real-Time Applications onto Single-ISA Heterogeneous Multi-Core Processors
    Colin, Alexei
    Kandhalu, Arvind
    Rajkumar, Ragunathan
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2016, 84 (01): : 91 - 110