Evaluation of capacitor ratios in automated accurate common-centroid capacitor arrays

被引:11
作者
Khalil, DE [1 ]
Dessouky, M [1 ]
Bourguet, V [1 ]
Louerat, MM [1 ]
Cathelin, A [1 ]
Ragai, H [1 ]
机构
[1] Ain Shams Univ, Fac Engn, Cairo, Egypt
来源
6th International Symposium on Quality Electronic Design, Proceedings | 2005年
关键词
D O I
10.1109/ISQED.2005.54
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, design and measurement results of a test chip that intends to evaluate differences between layout techniques for rectangular unit-capacitor arrays are introduced. Precision capacitor ratios are compared using a switched-capacitor biquad and a pseudo-floating gate configuration. The test chip is used to evaluate the effectiveness of an automatic common-centroid capacitor array generation tool with arbitrary capacitor ratios. Results indicate significant improvements in ratio accuracy, which have a direct impact on a wide range of applications such as filters for wireless communications, hard drives, and high precision baseband processing.
引用
收藏
页码:143 / 147
页数:5
相关论文
共 8 条
[1]  
BUISSON OR, 1998, P IEEE 1998 ICMTS, V11, P223
[2]  
KHALIL D, 2002, P DATE C PAR FRANC M, P576
[3]  
Laker K. R, 1994, DESIGN ANALOG INTEGR
[4]  
LOUERAT MM, 2004, DES AUT TEST C U BOO
[5]   SYSTEMATIC CAPACITANCE MATCHING ERRORS AND CORRECTIVE LAYOUT PROCEDURES [J].
MCNUTT, MJ ;
LEMARQUIS, S ;
DUNKLEY, JL .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (05) :611-616
[6]  
PORTE J, OCEANE OUTILS CONCEP
[7]   RANDOM ERROR EFFECTS IN MATCHED MOS CAPACITORS AND CURRENT SOURCES [J].
SHYU, JB ;
TEMES, GC ;
KRUMMENACHER, F .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (06) :948-955
[8]  
TAYLOR RCJ, 1995, ANALOG CIRCUIT DESIGN, P203