A View on Annealing Behavior of Cu-Filled Through-Silicon Vias (TSV)

被引:9
|
作者
Huang, Lingang [1 ]
Deng, Qi [1 ]
Li, Ming [1 ]
Feng, Xue [1 ]
Gao, Liming [1 ]
机构
[1] Shanghai Jiao Tong Univ, Sch Mat Sci & Engn, State Key Lab Met Matrix Composites, Shanghai, Peoples R China
关键词
ELECTROPLATED COPPER; DEFORMATION; TEMPERATURE; MECHANISMS; STRESSES;
D O I
10.1149/2.0091607jss
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this article, based on analyzing the effect of self-annealing of copper film both empirically and numerically, a new hypothesis has been proposed to better explain the mechanism of copper protrusion evolution with annealing temperature. Electroplated copper in TSV goes through an intense self-annealing process after deposition at room temperature. The effect of self-annealing, which has been all ignored to date, is critical to the annealing behavior of Cu-filled TSV. During self-annealing, a tensile stress field is generated in TSV due to the occurrence of the initial copper protrusion, and this tensile stress can strongly suppress the copper protrusion during annealing treatment. Atomic Force Microscope (AFM) has been used for the measurements of copper protrusion. A finite element model based on the hot deformation and self-annealing of copper film has been proposed to confirm the hypothesis. (C) 2016 The Electrochemical Society. All rights reserved.
引用
收藏
页码:P389 / P392
页数:4
相关论文
共 50 条
  • [41] Air-Gap Through-Silicon Vias
    Huang, Cui
    Chen, Qianwen
    Wang, Zheyao
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (03) : 441 - 443
  • [42] Fabrication and electrical characterization of high aspect ratio poly-silicon filled through-silicon vias
    Dixit, Pradeep
    Vehmas, Tapani
    Vahanen, Sami
    Monnoyer, Philippe
    Henttinen, Kimmo
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2012, 22 (05)
  • [43] Microstructure simulation and thermo-mechanical behavior analysis of Cu-filled through silicon vias (TSVs) using combined Monte Carlo and finite element method
    Liang, Shui-Bao
    Wei, Cheng
    Ke, Chang-Bo
    Zhou, Min-Bo
    Zhang, Xin-Ping
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 1617 - 1622
  • [44] Through-Silicon Vias: Drivers, Performance, and Innovations
    Thadesar, Paragkumar A.
    Gu, Xiaoxiong
    Alapati, Ramakanth
    Bakir, Muhannad S.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (07): : 1009 - 1019
  • [45] Towards Ultrasonic Through-Silicon Vias (UTSV)
    Kuo, Justin
    Hoople, Jason
    Ardanuc, Serhan
    Lal, Amit
    2014 IEEE INTERNATIONAL ULTRASONICS SYMPOSIUM (IUS), 2014, : 483 - 486
  • [46] RF Characterization and Modeling of Through-Silicon Vias
    Sun, X.
    Ryckaert, J.
    Van der Plas, G.
    Beyne, E.
    2013 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2013,
  • [47] Through-Silicon Via (TSV) Depletion Effect
    Cho, Jonghyun
    Kim, Myunghoi
    Kim, Joohee
    Pak, Jun So
    Kim, Joungho
    Lee, Hyungdong
    Lee, Junho
    Park, Kunwoo
    2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 101 - 104
  • [48] Analysis of the electrical characteristics and structure of Cu-Filled TSV with thermal shock test
    Il Ho Jeong
    Myong Hoon Roh
    Flora Jung
    Wan Ho Song
    Michael Mayer
    Jae Pil Jung
    Electronic Materials Letters, 2014, 10 : 649 - 653
  • [49] Transient Analysis of Through-Silicon Vias in Floating Silicon Substrate
    Zhao, Wen-Sheng
    Zheng, Jie
    Chen, Shichang
    Wang, Xiang
    Wang, Gaofeng
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2017, 59 (01) : 207 - 216
  • [50] Protrusion of electroplated copper filled in through silicon vias during annealing process
    Chen, Si
    Qin, Fei
    An, Tong
    Chen, Pei
    Xie, Bin
    Shi, Xunqing
    MICROELECTRONICS RELIABILITY, 2016, 63 : 183 - 193