Vapor Deposition of Highly Conformal Copper Seed Layers for Plating Through-Silicon Vias (TSVs)

被引:29
|
作者
Au, Yeung [1 ]
Wang, Qing Min [2 ]
Li, Huazhi [2 ]
Lehn, Jean-Sebastien M. [2 ]
Shenai, Deo V. [2 ]
Gordon, Roy G. [1 ]
机构
[1] Harvard Univ, Dept Chem & Chem Biol, Cambridge, MA 02138 USA
[2] Dow Elect Mat, N Andover, MA 01845 USA
基金
美国国家科学基金会;
关键词
MANGANESE; CVD;
D O I
10.1149/2.097206jes
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
Through-silicon vias (TSV) will speed up interconnections between chips. Manufacturable and cost-effective TSVs will allow faster computer systems. In this paper, we report the successful formation of seed layers for plating copper TSVs with aspect ratios greater than 25:1. Following the rapid atomic layer deposition (ALD) of a conformal insulating layer of silica inside the silicon vias, manganese nitride (Mn4N) is deposited conformally on the silica surface by chemical vapor deposition (CVD). Mn4N forms an effective copper diffusion barrier and provides strong adhesion between the silica and the subsequently-deposited copper. Conformal copper or copper-manganese alloy films are then deposited by an iodine-catalyzed direct-liquid-injection (DLI) CVD process. Diffusion of manganese during post-deposition annealing further enhances the barrier and adhesion properties at the copper/dielectric interface. (C) 2012 The Electrochemical Society. [DOI:10.1149/2.097206jes] All rights reserved.
引用
收藏
页码:D382 / D385
页数:4
相关论文
共 50 条
  • [1] Highly-Conformal Sputtered Through-Silicon Vias With Sharp Superconducting Transition
    Alfaro-Barrantes, J. A.
    Mastrangeli, M.
    Thoen, D. J.
    Visser, S.
    Bueno, J.
    Baselmans, J. J. A.
    Sarro, P. M.
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2021, 30 (02) : 253 - 261
  • [2] Direct Copper Electrodeposition on a Chemical Vapor-Deposited Ruthenium Seed Layer for Through-Silicon Vias
    Shi, Ping
    Enloe, Jack
    van den Boom, Ruud
    Sapp, Brian
    2012 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2012,
  • [3] Effect of Microstructure on Via Extrusion Profile and Reliability Implication for Copper Through-Silicon Vias (TSVs) Structures
    Jiang, Tengfei
    Wu, Chenglin
    Im, Jay
    Huang, Rui
    Ho, Paul S.
    2014 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC), 2014, : 377 - 379
  • [4] Effects of Copper Plasticity on the Induction of Stress in Silicon from Copper Through-Silicon Vias (TSVs) for 3D Integrated Circuits
    Backes, Benjamin
    McDonough, Colin
    Smith, Larry
    Wang, Wei
    Geer, Robert E.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (01): : 53 - 62
  • [5] Effects of Copper Plasticity on the Induction of Stress in Silicon from Copper Through-Silicon Vias (TSVs) for 3D Integrated Circuits
    Benjamin Backes
    Colin McDonough
    Larry Smith
    Wei Wang
    Robert E. Geer
    Journal of Electronic Testing, 2012, 28 : 53 - 62
  • [6] Quantitative Evaluation Method for Etch Sidewall Profile of Through-Silicon Vias (TSVs)
    Son, Seung-Nam
    Hong, Sang Jeen
    ETRI JOURNAL, 2014, 36 (04) : 616 - 623
  • [7] A Model of Air-Gap Through-Silicon Vias (TSVs) for Microwave Applications
    Liu, Xiaoxian
    Zhu, Zhangming
    Yang, Yintang
    Ding, Ruixue
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2015, 25 (08) : 493 - 495
  • [8] Pretreatment to assure the copper filling in through-silicon vias
    Wei Luo
    Junhong Zhang
    Yi Li
    Liming Gao
    Ming Li
    Journal of Materials Science: Materials in Electronics, 2016, 27 : 7460 - 7466
  • [9] Pretreatment to assure the copper filling in through-silicon vias
    Luo, Wei
    Zhang, Junhong
    Li, Yi
    Gao, Liming
    Li, Ming
    JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2016, 27 (07) : 7460 - 7466
  • [10] Investigate the Microstructure Changes in Cu Through-Silicon Vias (TSVs) under Thermal Process
    Zhang, Zhaoqiang
    Pang, Junwen
    Wang, Jun
    Song, Chongshen
    Yu, Daquan
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 397 - 399