DNN Model Architecture Fingerprinting Attack on CPU-GPU Edge Devices

被引:8
|
作者
Patwari, Kartik [1 ]
Hafiz, Syed Mahbub [1 ]
Wang, Han [1 ]
Homayoun, Houman [1 ]
Shafiq, Zubair [1 ]
Chuah, Chen-Nee [1 ]
机构
[1] Univ Calif Davis, Davis, CA 95616 USA
来源
2022 IEEE 7TH EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY (EUROS&P 2022) | 2022年
关键词
DNN Model Architecture Fingerprinting; Side-Channel Attack; GPU-enabled Embedded System;
D O I
10.1109/EuroSP53844.2022.00029
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Embedded systems for edge computing are getting more powerful, and some are equipped with a GPU to enable on-device deep neural network (DNN) learning tasks such as image classification and object detection. Such DNN-based applications frequently deal with sensitive user data, and their architectures are considered intellectual property to be protected. We investigate a potential avenue of fingerprinting attack to identify the (running) DNN model architecture family (out of state-of-the-art DNN categories) on CPU-GPU edge devices. We exploit a stealthy analysis of aggregate system-level side-channel information such as memory, CPU, and GPU usage available at the user-space level. To the best of our knowledge, this is the first attack of its kind that does not require physical access and/or sudo access to the victim device and only collects the system traces passively, as opposed to most of the existing reverse-engineering-based DNN model architecture extraction attacks. We perform feature selection analysis and supervised machine learning-based classification to detect the model architecture. With a combination of RAM, CPU, and GPU features and a Random Forest-based classifier, our proposed attack classifies a known DNN model into its model architecture family with 99% accuracy. Also, the introduced attack is so transferable that it can detect an unknown DNN model into the right DNN architecture category with 87.2% accuracy. Our rigorous feature analysis illustrates that memory usage (RAM) is a critical feature for such fingerprinting. Furthermore, we successfully replicate this attack on two different CPU-GPU platforms and observe similar experimental results that exhibit the capability of platform portability of the attack. Also, we investigate the robustness of the proposed attack to varying background noises and a modified DNN pipeline. Besides, we exhibit that the leakage of model architecture family information from this stealthy attack can strengthen an adversarial attack against a victim DNN model by 2x.
引用
收藏
页码:337 / 355
页数:19
相关论文
共 50 条
  • [21] Reducing Inter-Application Interferences in Integrated CPU-GPU Heterogeneous Architecture
    Wen, Hao
    Zhang, Wei
    2018 IEEE 36TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2018, : 278 - 281
  • [22] Implementation and Analysis of GNSS Software Receiver on Embedded CPU-GPU Heterogeneous Architecture
    Park, Kwi Woo
    Jang, Woo Jin
    Park, Chansik
    Kim, Sunwoo
    Lee, Min Jun
    PROCEEDINGS OF THE 29TH INTERNATIONAL TECHNICAL MEETING OF THE SATELLITE DIVISION OF THE INSTITUTE OF NAVIGATION (ION GNSS+ 2016), 2016, : 70 - 76
  • [23] P4GPU: Acceleration of Programmable Data Plane Using a CPU-GPU Heterogeneous Architecture
    Li, Peilong
    Luo, Yan
    2016 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE SWITCHING AND ROUTING (HPSR), 2016, : 168 - 175
  • [24] A Unified Architecture for Accelerating Distributed DNN Training in Heterogeneous GPU/CPU Clusters
    Jiang, Yimin
    Zhu, Yibo
    Lan, Chang
    Yi, Bairen
    Cui, Yong
    Guo, Chuanxiong
    PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '20), 2020, : 463 - 479
  • [25] DACO: Pursuing Ultra-low Power Consumption via DNN-Adaptive CPU-GPU CO-optimization on Mobile Devices
    Wu, Yushu
    Wu, Chao
    Yuan, Geng
    Li, Yanyu
    Guo, Weichao
    Rao, Jing
    Shen, Xipeng
    Ren, Bin
    Wang, Yanzhi
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [26] An efficient, model-based CPU-GPU heterogeneous FFT library
    Ogata, Yasuhito
    Endo, Toshio
    Maruyama, Naoya
    Matsuoka, Satoshi
    2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 380 - +
  • [27] MixRec: Orchestrating Concurrent Recommendation Model Training on CPU-GPU platform
    Jiang, Jiazhi
    Tian, Rui
    Du, Jiangsu
    Huang, Dan
    Lu, Yutong
    2023 IEEE 41ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD, 2023, : 366 - 374
  • [28] Bandwidth Reconfigurable Optical Switching Architecture for CPU-GPU Computing Systems with Shared Memory
    Sharma, Arastu
    Cheng, Qixiang
    Bamiedakis, Nikolaos
    Glick, Madeleine
    Karinou, Fotini
    Bergman, Keren
    Penty, Richard
    2022 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION (OFC), 2022,
  • [29] Block Gauss-Huard algorithm with column pivoting on a hybrid CPU-GPU architecture
    Hassanein, Maha Amin
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2017, 29 (04):
  • [30] Design space exploration of on-chip ring interconnection for a CPU-GPU heterogeneous architecture
    Lee, Jaekyu
    Li, Si
    Kim, Hyesoon
    Yalamanchili, Sudhakar
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2013, 73 (12) : 1525 - 1538