Ultra Low-Cost Through-Silicon Holes (TSHs) Interposers for 3D IC Integration SiPs

被引：0

作者：

Wu, Sheng-Tsai ^{[1
]}

Lau, John H. ^{[1
]}

Chien, Heng-Chieh ^{[1
]}

Hung, Jui-Feng ^{[1
]}

Dai, Ming-Ji ^{[1
]}

Chao, Yu-Lin ^{[1
]}

Tain, Ra-Min ^{[1
]}

Lo, Wei-Chung ^{[1
]}

Kao, Ming-Jer ^{[1
]}

机构：

[1] ITRI, Elect & Optoelect Res Lab, Hsinchu 310, Taiwan

来源：

2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2012年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this study, a very low-cost silicon interposer with many through-silicon holes (TSHs) for 3D IC integration system-in-package (SiP) applications is proposed. Unlike TSVs (through-silicon vias), the uniqueness of this design is there is not the dielectric layer, barrier layer, seed layer, filled Cu, and thus CMP and TSV Cu reveal are not necessary for the TSHs. The vertical interconnects between (face-to-face) the top chips and bottom chips of the TSH interposer are through Cu wires or columns. The electrical, thermal and mechanical behaviors of this new design are demonstrated by nonlinear finite element simulations.

引用

页码：1618 / 1624

页数：7

共 50 条

[41] Low-cost 3D security camera
Bock, Robert D.
AUTONOMOUS SYSTEMS: SENSORS, VEHICLES, SECURITY, AND THE INTERNET OF EVERYTHING, 2018, 10643
[42] Low-cost 3D image capture
不详
PROFESSIONAL ENGINEERING, 1996, 9 (11) : 34 - 34
[43] Thermomechanical Reliability Challenges For 3D Interconnects With Through-Silicon Vias
Ryu, Suk-Kyu
Lu, Kuan-Hsun
Zhang, Xuefeng
Im, Jay
Ho, Paul S.
Huang, Rui
STRESS-INDUCED PHENOMENA IN METALLIZATION, 2010, 1300 : 189 - +
[44] Overview and outlook of through-silicon via (TSV) and 3D integrations
Lau, John H.
MICROELECTRONICS INTERNATIONAL, 2011, 28 (02) : 8 - 22
[45] A Passive Equalizer Design for Shielded Differential Through-Silicon Vias in 3-D IC
Fu, Kai
Zhao, Wen-Sheng
Wang, Gaofeng
Swaminathan, Madhavan
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2018, 28 (09) : 768 - 770
[46] Fabrication and Electrical Characterization of High Aspect Ratio Through-Silicon Vias with Polyimide Liner for 3D Integration
Chen, Xuyan
Chen, Zhiming
Xiao, Lei
Hao, Yigang
Wang, Han
Ding, Yingtao
Zhang, Ziyue
MICROMACHINES, 2022, 13 (07)
[47] Low-Cost Probabilistic 3D Denoising with Applications for Ultra-Low-Radiation Computed Tomography
Horenko, Illia
Pospisil, Lukas
Vecchi, Edoardo
Albrecht, Steffen
Gerber, Alexander
Rehbock, Beate
Stroh, Albrecht
Gerber, Susanne
JOURNAL OF IMAGING, 2022, 8 (06)
[48] Electrical Analyses of TSV-RDL-Bump of Interposers for High-Speed 3D IC Integration
Sung, Tseshih
Chiang, Kevin
Lee, Daniel
Ma, Mike
2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 865 - 870
[49] Low-Cost and Low-Loss 3D Silicon Interposer for High Bandwidth Logic-to-Memory Interconnections without TSV in the Logic IC
Sundaram, Venky
Chen, Qiao
Suzuki, Yuya
Kumar, Gokul
Liu, Fuhan
Tummala, Rao
2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 292 - 297
[50] Wideband Impedance Model for Coaxial Through-Silicon Vias in 3-D Integration
Liang, Feng
Wang, Gaofeng
Zhao, Deshuang
Wang, Bing-Zhong
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (08) : 2498 - 2504

← 1 2 3 4 5 →