Thermal Noise Modeling of Nano-scale MOSFETs for Mixed-signal and RF Applications

被引:0
作者
Chen, Chih-Hung [1 ,2 ]
Chen, David [1 ]
Lee, Ryan [1 ]
Lei, Peiming [3 ]
Wan, Daniel [3 ]
机构
[1] United Microelect Corp, Adv Technol Dev Div, Hsinchu, Taiwan
[2] McMaster Univ, Dept Elect & Comp Engn, Hamilton, ON L8S 4K1, Canada
[3] United Microelect Corp Grp, Sunnyvale, CA USA
来源
2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC) | 2013年
关键词
channel thermal noise; nano-scale MOSFETs; thermal noise characterization; thermal noise modeling; low-noise technology; mixed-signal circuit; RF circuit; HIGH-FREQUENCY NOISE; DEVICE NOISE; PARAMETER DETERMINATION; CHANNEL NOISE; PERFORMANCE; TRANSPORT; IMPACT; BULK; SOI; FET;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents the thermal noise in nano-scale MOSFETs - from measurement, characterization, modeling, and potential technology enhancement for future low power, mixedsignal, and radio-frequency (RF) applications. Experimental data from five CMOS technology nodes, namely 180 nm, 130 nm, 90 nm, 65 nm, and 40 nm nodes are presented and discussed.
引用
收藏
页数:8
相关论文
共 52 条
[1]   NOVEL PROCEDURE FOR RECEIVER NOISE CHARACTERIZATION [J].
ADAMIAN, V ;
UHLIR, A .
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1973, IM22 (02) :181-182
[2]   Physical model of noise mechanisms in SOI and bulk-silicon MOSFETs for RF applications [J].
Adan, Alberto O. ;
Koyanagi, Mitsurnasa ;
Fukumi, Masayuki .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (03) :872-880
[3]  
[Anonymous], 1960, P IRE, V48, P60
[4]  
[Anonymous], 571 AG
[5]  
[Anonymous], 2011, Operation and Modeling of the MOS Transistor
[6]   FULLY AUTOMATED ON-WAFER NOISE CHARACTERIZATION OF GAAS-MESFETS AND HEMTS [J].
ARCHER, JW ;
BATCHELOR, RA .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1992, 40 (02) :209-216
[7]   AN ACCURATE AND REPEATABLE TECHNIQUE FOR NOISE PARAMETER MEASUREMENTS [J].
BOUDIAF, A ;
LAPORTE, M .
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1993, 42 (02) :532-537
[8]  
CARUSO G, 1978, IEEE T MICROW THEORY, V26, P639
[9]   CMOS circuit performance enhancement by surface orientation optimization [J].
Chang, LL ;
Ieong, M ;
Yang, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (10) :1621-1627
[10]  
Chen C. H., 2012, MATH COMPUT IN PRESS