共 50 条
- [32] Time-Domain Analog-to-Digital Converters with Domino Delay Lines 2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
- [35] A rail-to-rail delay line for time analog-to-digital converters IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,, 2006, : 461 - 464
- [39] Time-Domain Analog-to-Digital Converters with Domino Delay Lines 2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,