VLSI implementation of a high-performance 32-bit RISC microprocessor

被引：0

作者：

Li, X ^{[1
]}

Ji, LW ^{[1
]}

Shen, B ^{[1
]}

Li, WH ^{[1
]}

Zhang, QL ^{[1
]}

机构：

[1] Fudan Univ, ASIC, Shanghai 200433, Peoples R China

来源：

2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4 | 2002年

关键词：

RISC microprocessor; VLSI; pipeline; CPI; MIPS;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

The microprocessor is one of the most important blocks of the SoC. Considering high-performance, we implement a 32-bit RISC microprocessor, named as FDU32, with instruction sets compatible with ARM7TDMI. By using 5-stage pipeline and improving the circuit structure, FDU32 obtains 67% increment in max clock rate, 11% reduction in CPI and 86% increment in MIPS compared with ARM7TDMI at the same 0.35 mum CMOS process, and only the transistor count increases a little. FDU32 has passed the FPGA verification and taped out.

引用

页码：1458 / 1461

页数：4

共 50 条

[31] Design and Implementation of 32-bit MIPS-Based RISC Processor
Patra, Sumit
Kumar, Sunil
Verma, Swati
Kumar, Arvind
ADVANCES IN VLSI, COMMUNICATION, AND SIGNAL PROCESSING, 2020, 587 : 747 - 757
[32] Design and Implementation of 32-bit Functional Unit for RISC architecture applications
Samanth, Rashmi
Amin, Ashwini
Nayak, Subramanya G.
2020 5TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS' 20), 2020, : 46 - 48
[33] JPEG software implementation techniques based on a 32-bit RISC CPU
Sakamoto, T
Hase, T
INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1997 DIGEST OF TECHNICAL PAPERS, 1997, : 88 - 89
[34] 1984, THE YEAR OF THE 32-BIT MICROPROCESSOR
MATEOSIAN, R
BYTE, 1984, 9 (01): : 134 - &
[35] High performance 32-bit VLSI processor for the NEAX61E
Hayashi, Takao
Saita, Yasuaki
Ohno, Toshiaki
Morita, Takashi
Yoshida, Shinji
Fukuda, Takuma
Ikeda, Renya
NEC Research and Development, 1988, (91): : 37 - 43
[36] Linearized power detector with 32-bit RISC microprocessor for 2.45 GHz ISM band
Brezovic, Zdenko
PROCEEDINGS OF THE 14TH CONFERENCE ON MICROWAVE TECHNIQUES: COMITE 2008, 2008, : 25 - 27
[37] A RISC-V 32-bit microprocessor based on two-dimensional semiconductors
Ao, Mingrui
Zhou, Xiucheng
Kong, Xinjie
Gou, Saifei
Chen, Sifan
Dong, Xiangqi
Zhu, Yuxuan
Sun, Qicheng
Zhang, Zhejia
Zhang, Jinshu
Zhang, Qiran
Hu, Yan
Sheng, Chuming
Wang, Kaixuan
Wang, Shuiyuan
Wan, Jing
Han, Jun
Bao, Wenzhong
Zhou, Peng
NATURE, 2025, : 654 - 661
[38] NATIONAL HITS WITH 32-BIT MICROPROCESSOR
FIELDS, SW
ELECTRONICS, 1984, 57 (05): : 97 - 98
[39] THE GMICRO 300 32-BIT MICROPROCESSOR
KITAHARA, T
SATOH, T
IEEE MICRO, 1990, 10 (03) : 68 - 75
[40] WHAT DEFINES A 32-BIT MICROPROCESSOR
ISAAK, J
IEEE MICRO, 1983, 3 (06) : 3 - 4

← 1 2 3 4 5 →