VLSI implementation of a high-performance 32-bit RISC microprocessor

被引：0

作者：

Li, X ^{[1
]}

Ji, LW ^{[1
]}

Shen, B ^{[1
]}

Li, WH ^{[1
]}

Zhang, QL ^{[1
]}

机构：

[1] Fudan Univ, ASIC, Shanghai 200433, Peoples R China

来源：

2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4 | 2002年

关键词：

RISC microprocessor; VLSI; pipeline; CPI; MIPS;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

The microprocessor is one of the most important blocks of the SoC. Considering high-performance, we implement a 32-bit RISC microprocessor, named as FDU32, with instruction sets compatible with ARM7TDMI. By using 5-stage pipeline and improving the circuit structure, FDU32 obtains 67% increment in max clock rate, 11% reduction in CPI and 86% increment in MIPS compared with ARM7TDMI at the same 0.35 mum CMOS process, and only the transistor count increases a little. FDU32 has passed the FPGA verification and taped out.

引用

页码：1458 / 1461

页数：4

共 41 条

[31] VLSI implementation of high-performance CORDIC-based vector interpolator in power-aware 3-D graphic systems
Sung, Tze-Yun
6TH WSEAS INT CONF ON INSTRUMENTATION, MEASUREMENT, CIRCUITS & SYSTEMS/7TH WSEAS INT CONF ON ROBOTICS, CONTROL AND MANUFACTURING TECHNOLOGY, PROCEEDINGS, 2007, : 7 - +
[32] Secure Cryptographic Hardware Implementation Issues for High-Performance Applications
Tena-Sanchez, Erica
Acosta, Antonio J.
Nunez, Juan
PROCEEDINGS OF 2016 26TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2016, : 76 - 83
[33] High-performance implementation of regular and easily scalable sorting networks on an FPGA
Sklyarov, Valery
Skliarova, Iouliia
MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (05) : 470 - 484
[34] High-Performance Reconfigurable Pipeline Implementation for FPGA-Based SmartNIC
Song, Xiaoyong
Lu, Rui
Guo, Zhichuan
MICROMACHINES, 2024, 15 (04)
[35] High-Performance Deblocking Filter Design and Implementation for AVS HDTV Application
Chen, Qing
Yi, Qing-Ming
Shi, Min
2011 7TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING (WICOM), 2011,
[36] High-performance bulk and thin-film microstrip transmission lines on VLSI-standard Si substrates
Chen, CC
Hung, BF
Chin, A
McAlister, SP
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2004, 43 (02) : 148 - 151
[37] Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell
Navi, Keivan
Kavehei, Omid
Ruholamini, Mahnoush
Sahafi, Amir
Mehrabi, Shima
Dadkhahi, Nooshin
JOURNAL OF COMPUTERS, 2008, 3 (02) : 48 - 54
[38] High-performance Multi-function HMAC-SHA2 FPGA Implementation
Kieu-Do-Nguyen, Binh
Hoang, Trong-Thuc
Tsukamoto, Akira
Suzaki, Kuniyasu
Pham, Cong-Kha
2022 20TH IEEE INTERREGIONAL NEWCAS CONFERENCE (NEWCAS), 2022, : 30 - 34
[39] PVT and Aging Degradation Invariant Automated Optimization Approach for CMOS Low-Power High-Performance VLSI Circuits
Kalluru, Hema Sai
Saha, Prasenjit
Zahra, Andleeb
Abbas, Zia
PROCEEDINGS OF THE 2021 TWENTY SECOND INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2021), 2021, : 1 - 6
[40] High Performance VLSI Implementation of Context-based Adaptive Variable Length Coding (CAVLC) for H.264 Encoder
Mukherjee, R.
Mahajan, V.
Chakrabarti, I.
Sengupta, S.
2013 FOURTH NATIONAL CONFERENCE ON COMPUTER VISION, PATTERN RECOGNITION, IMAGE PROCESSING AND GRAPHICS (NCVPRIPG), 2013,

← 1 2 3 4 5 →