VLSI implementation of a high-performance 32-bit RISC microprocessor

被引：0

作者：

Li, X ^{[1
]}

Ji, LW ^{[1
]}

Shen, B ^{[1
]}

Li, WH ^{[1
]}

Zhang, QL ^{[1
]}

机构：

[1] Fudan Univ, ASIC, Shanghai 200433, Peoples R China

来源：

2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4 | 2002年

关键词：

RISC microprocessor; VLSI; pipeline; CPI; MIPS;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

The microprocessor is one of the most important blocks of the SoC. Considering high-performance, we implement a 32-bit RISC microprocessor, named as FDU32, with instruction sets compatible with ARM7TDMI. By using 5-stage pipeline and improving the circuit structure, FDU32 obtains 67% increment in max clock rate, 11% reduction in CPI and 86% increment in MIPS compared with ARM7TDMI at the same 0.35 mum CMOS process, and only the transistor count increases a little. FDU32 has passed the FPGA verification and taped out.

引用

页码：1458 / 1461

页数：4

共 41 条

[21] Design and FPGA Implementation of Optimized 32-Bit Vedic Multiplier and Square Architectures
Sharma, Richa
Kaur, Manjit
Singh, Gurmohan
2015 INTERNATIONAL CONFERENCE ON INDUSTRIAL INSTRUMENTATION AND CONTROL (ICIC), 2015, : 960 - 964
[22] A Novel High-Performance Hybrid Full Adder for VLSI Circuits
Thiruvengadam Rajagopal
Arvind Chakrapani
Circuits, Systems, and Signal Processing, 2021, 40 : 5718 - 5732
[23] A Novel High-Performance Hybrid Full Adder for VLSI Circuits
Rajagopal, Thiruvengadam
Chakrapani, Arvind
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (11) : 5718 - 5732
[24] VLSI MODULE FOR HIGH-PERFORMANCE MULTIPLY, SQUARE ROOT AND DIVIDE
MCQUILLAN, SE
MCCANNY, JV
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1992, 139 (06): : 505 - 510
[25] An efficient design of FSM based 32-bit unsigned high-speed pipelined multiplier using Verilog HDL
Abdullah-Al-Kafi
Rahman, Atul
Mahjabeen, Bushra
Rahman, Mahmudur
2014 INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE), 2014, : 164 - 167
[26] VLSI Implementation of High Performance Optimized Architecture for Video Coding Standards
Devi, S. Rukmani
Rangarajan, P.
Perinbam, J. Raja Paul
ACTA POLYTECHNICA HUNGARICA, 2013, 10 (06) : 237 - 249
[27] A high-performance VLSI architecture for reconfigurable FIR using distributed arithmetic
Mohanty, Basant Kumar
Meher, Pramod Kumar
Singhal, Subodh Kumar
Swamy, M. N. S.
INTEGRATION-THE VLSI JOURNAL, 2016, 54 : 37 - 46
[28] A high-performance reconfigurable VLSI architecture for VBSME in H.264
Cao Wei
Hou Hui
Tong Jiarong
Lai Jinmei
Min Hao
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2008, 54 (03) : 1338 - 1345
[29] Energy-Efficient Design Methodologies: High-Performance VLSI Adders
Zeydel, Bart R.
Baran, Dursun
Oklobdzija, Vojin G.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (06) : 1220 - 1233
[30] Innovative Approaches in Advanced VLSI Design for High-Performance Computing Applications
Sathish, K.
Sathya, A.
Pattunnarajam, P.
Rao, A. Shubhangi
Lakshmisridevi, S.
Priya, Pushpa C.
2024 SECOND INTERNATIONAL CONFERENCE ON INTELLIGENT CYBER PHYSICAL SYSTEMS AND INTERNET OF THINGS, ICOICI 2024, 2024, : 643 - 648

← 1 2 3 4 5 →