MiAMI: Multi-Core Aware Processor Affinity for TCP/IP over Multiple Network Interfaces

被引:9
|
作者
Jang, Hye-Churn [1 ]
Jin, Hyun-Wook [1 ]
机构
[1] Konkuk Univ, Dept Comp Sci & Engn, Seoul, South Korea
关键词
multi-core; processor affinity; multiple network interfaces; TCP/IP; process scheduling;
D O I
10.1109/HOTI.2009.19
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The multi-core processors are being widely exploited by many high-end systems and leveraging throughput and scalability. Due to the availability of boosting many concurrent processes, not only the parallel programs but also network server programs can benefit tremendously from multi-core processors. In spite of many researches, modern operating systems still have significant design and optimization space to leverage the network performance over multi-core systems. One of challenging issues is the multi-core aware process scheduling over multiple network interfaces. Multiple network interfaces can provide cost-effective high network bandwidth and high availability. In such systems, it is desirable to adapt the dynamic network loads and manage the system resources efficiently. In this, paper, we suggest a novel networking process scheduling scheme called MiAMI for multi-core systems with multiple network interfaces. MiAMI decides an optimal processor affinity based on the processor cache layout, communication intensiveness, and processor loads. The experimental results present that MiAMI implemented in the Linux kernel can improve the effectiveness of processor utilization more than 60% on both Intel SMP and AMD NUMA servers. We also show that, in dynamic application scenarios, MiAMI can improve the network bandwidth and responsiveness more than 30% with less processor resources.
引用
收藏
页码:73 / 82
页数:10
相关论文
共 50 条
  • [41] Physical Impairment Aware-Based Dynamic Routing Resource Allocation Method for Multi-Core Fiber Network
    Liu H.-L.
    Wang Z.-P.
    Chen Y.
    Zhang T.
    Xiong Q.-L.
    Hu J.-L.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2022, 50 (02): : 502 - 507
  • [42] Variation-Aware Task Mapping on Homogeneous Fault-Tolerant Multi-Core Network-on-Chips
    Chengbo Xue
    Yougen Xu
    Yue Hao
    Wei Gao
    JournalofBeijingInstituteofTechnology, 2019, 28 (03) : 497 - 509
  • [43] Variation-Aware Task Mapping on Homogeneous Fault-Tolerant Multi-Core Network-on-Chips
    Xue C.
    Xu Y.
    Hao Y.
    Gao W.
    Journal of Beijing Institute of Technology (English Edition), 2019, 28 (03): : 497 - 509
  • [44] Deadline and energy aware dynamic task mapping and scheduling for Network-on-Chip based multi-core platform
    Chatterjee, Navonil
    Paul, Suraj
    Mukherjee, Priyajit
    Chattopadhyay, Santanu
    JOURNAL OF SYSTEMS ARCHITECTURE, 2017, 74 : 61 - 77
  • [45] Network-Supported TCP Rate Control for the Coexistence of Multiple and Different Types of Flows on IP over PLC
    Muniz, Adriano
    Tsukamoto, Kazuya
    Tsuru, Masato
    Oie, Yuji
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2013, E96B (10) : 2587 - 2600
  • [46] Inter-Core Crosstalk-Aware Backup Network Design Model against Probabilistic Link Failures in Multi-Core Fiber Optical Path Network
    Ueoka, Honai
    Sato, Takehiro
    Oki, Eiji
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2023, E106B (11) : 1109 - 1121
  • [47] On loss-aware packet scheduling for video transport over a multi-hop IP network
    Bai, Y
    Ito, MR
    23RD INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS WORKSHOPS, 2003, : 588 - 593
  • [48] Memory-centric network-on-chip for power efficient execution of task-level pipeline on a multi-core processor
    Kim, D.
    Kim, K.
    Kim, J. -Y.
    Lee, S.
    Yoo, H. -J.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2009, 3 (05): : 513 - 524
  • [49] NUMAP: NUMA-aware Multi-core Pinning and Pairing for Network Slicing at the 5G Mobile Edge
    Lai, Wen-Ping
    Chiu, Kuan-Chun
    2019 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA ASC), 2019, : 22 - 27
  • [50] A 1.22TOPS and 1.52mW/MHz Augmented Reality Multi-Core Processor with Neural Network NoC for HMD Applications
    Kim, Gyeonghoon
    Kim, Youchang
    Lee, Kyuho
    Park, Seongwook
    Hong, Injoon
    Bong, Kyeongryeol
    Shin, Dongjoo
    Choi, Sungpill
    Oh, Jinwook
    Yoo, Hoi-Jun
    2014 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2014, 57 : 182 - +