MiAMI: Multi-Core Aware Processor Affinity for TCP/IP over Multiple Network Interfaces

被引:9
|
作者
Jang, Hye-Churn [1 ]
Jin, Hyun-Wook [1 ]
机构
[1] Konkuk Univ, Dept Comp Sci & Engn, Seoul, South Korea
关键词
multi-core; processor affinity; multiple network interfaces; TCP/IP; process scheduling;
D O I
10.1109/HOTI.2009.19
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The multi-core processors are being widely exploited by many high-end systems and leveraging throughput and scalability. Due to the availability of boosting many concurrent processes, not only the parallel programs but also network server programs can benefit tremendously from multi-core processors. In spite of many researches, modern operating systems still have significant design and optimization space to leverage the network performance over multi-core systems. One of challenging issues is the multi-core aware process scheduling over multiple network interfaces. Multiple network interfaces can provide cost-effective high network bandwidth and high availability. In such systems, it is desirable to adapt the dynamic network loads and manage the system resources efficiently. In this, paper, we suggest a novel networking process scheduling scheme called MiAMI for multi-core systems with multiple network interfaces. MiAMI decides an optimal processor affinity based on the processor cache layout, communication intensiveness, and processor loads. The experimental results present that MiAMI implemented in the Linux kernel can improve the effectiveness of processor utilization more than 60% on both Intel SMP and AMD NUMA servers. We also show that, in dynamic application scenarios, MiAMI can improve the network bandwidth and responsiveness more than 30% with less processor resources.
引用
收藏
页码:73 / 82
页数:10
相关论文
共 50 条
  • [31] D-wash - A dynamic workload aware adaptive cache coherance protocol for multi-core processor system
    Uma, V.
    Marimuthu, Ramalatha
    MICROELECTRONICS JOURNAL, 2023, 132
  • [32] Thermal-aware 3D multi-core processor design using core and level-2 cache placement
    Son, Dong Oh
    Choi, Hong Jun
    Jeon, Hyung Gyu
    Kim, Cheol Hong
    International Journal of Control and Automation, 2013, 6 (01): : 25 - 32
  • [33] Thread affinity for buffer management mechanism based on multi-core network packet processing system
    Yang H.
    Chen Y.
    Li T.
    Li S.
    Dai H.
    1600, National University of Defense Technology (38): : 26 - 31
  • [34] Impact of Cache Power Reduction Techniques in Multi-core Processor using Network On-Chip Paradigm
    Roy, Abinash
    Jeevan, Sandhya
    Xu, Jingye
    Chowdhury, Masud H.
    2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 163 - 166
  • [35] Thermal-Aware On-Line Task Allocation for 3D Multi-Core Processor Throughput Optimization
    Lung, Chiao-Ling
    Ho, Yi-Lun
    Kwai, Ding-Ming
    Chang, Shih-Chieh
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 8 - 13
  • [36] Multiple 3D object position estimation and tracking using double filtering on multi-core processor
    Jin-hyung Park
    Seungmin Rho
    Chang-sung Jeong
    Jongik Kim
    Multimedia Tools and Applications, 2013, 63 : 161 - 180
  • [37] DYNAP-SE2: a scalable multi-core dynamic neuromorphic asynchronous spiking neural network processor
    Richter, Ole
    Wu, Chenxi
    Whatley, Adrian M.
    Kostinger, German
    Nielsen, Carsten
    Qiao, Ning
    Indiveri, Giacomo
    NEUROMORPHIC COMPUTING AND ENGINEERING, 2024, 4 (01):
  • [38] Multiple 3D object position estimation and tracking using double filtering on multi-core processor
    Park, Jin-hyung
    Rho, Seungmin
    Jeong, Chang-sung
    Kim, Jongik
    MULTIMEDIA TOOLS AND APPLICATIONS, 2013, 63 (01) : 161 - 180
  • [39] More than Meets One Core: An Energy-Aware Cost Optimization in Dynamic Multi-Core Processor Server Consolidation for Cloud Data Center
    Li, Huixi
    Wen, Langyi
    Liu, Yinghui
    Shen, Yongluo
    ELECTRONICS, 2022, 11 (20)
  • [40] Micro mirrors based coupling of light to multi-core fiber realizing in-fiber photonic neural network processor
    Cohen, Eyal
    Malka, Dror
    Shemer, Amir
    Shahmoon, Asaf
    London, Michael
    Zalevsky, Zeev
    EMERGING DIGITAL MICROMIRROR DEVICE BASED SYSTEMS AND APPLICATIONS IX, 2017, 10117