Ultralow-power CMOS/SOI circuit technology

被引：0
作者：
Kado, Yuichi
Douseki, Takakuni
Matsuya, Yasuyuki
Tsukahara, Tsuneo
机构：
来源：
ELECTRICAL ENGINEERING IN JAPAN | 2008年 / 162卷 / 03期
关键词：
ultralow power; CMOS/SOI device; low-voltage circuit technology;
D O I：
10.1002/eej.20543
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We have introduced an example of a system that embodies the concept of a ubiquitous communication service and explained the importance of low power consumption in the communicator that will serve as the bridge between the real world and the network for real-time services in which sensor data is acquired every second. An effective solution to the problem of high energy efficiency is to employ the synergy of combining low-voltage analog circuit technology and FD-SOI devices. Taking advantage of that synergy to reduce the power consumption of the communicator during operation to about 10 mW and employing intermittent operation with an activity rate of less than 1% would make it possible to support operation for 1 year or more with a commercial coin-type lithium battery. (c) 2007 Wiley Periodicals, Inc.
引用
收藏
页码：38 / 43
页数：6
相关论文
共 50 条
[31]   Double gate-MOSFET subthreshold circuit for ultralow power applications [J].
Kim, JJ ;
Roy, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (09) :1468-1474
[32]   Silicon Carbide (SiC) Nanoelectromechanical Antifuse for Ultralow-Power One-Time-Programmable (OTP) FPGA Interconnects [J].
He, Tina ;
Zhang, Fengchao ;
Bhunia, Swarup ;
Feng, Philip X. -L. .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2015, 3 (04) :323-335
[33]   An Ultralow Power Subthreshold CMOS Voltage Reference Without Requiring Resistors or BJTs [J].
Liu, Yang ;
Zhan, Chenchang ;
Wang, Lidan .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (01) :201-205
[34]   An Ultralow-Power Capacitive Array-Based IR-UWB Transmitter Using Cross-Coupled Oscillator [J].
Hayati, Hadi ;
Gagnon-Turcotte, Gabriel ;
Karimi, Mousa ;
Gosselin, Benoit .
2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
[35]   Design of a 4.2-to-5.1 GHz Ultralow-Power Complementary Class-B/C Hybrid-Mode VCO in 65-nm CMOS Fully Supported by EDA Tools [J].
Martins, Ricardo ;
Lourenco, Nuno ;
Horta, Nuno ;
Zhong, Shenke ;
Yin, Jun ;
Mak, Pui In ;
Martins, Rui P. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (11) :3965-3977
[36]   Robustness Study and CNFET Realization of Optimal Logic Circuit for Ultralow Power Applications [J].
Gupta, Prashant ;
Islam, Aminul .
2014 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2014, :618-623
[37]   7.72 ppm/°C, Ultralow Power, High PSRR CMOS Bandgap Reference Voltage [J].
Hamouda, Assia ;
Arnold, Ruediger ;
Manck, Otto ;
Bouguechal, Nour-Eddine .
2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, :364-367
[38]   MANUFACTURABLE TRI-STACK ALSB/INAS HEMT LOW-NOISE AMPLIFIERS USING WAFER-LEVEL-PACKAGING TECHNOLOGY FOR LIGHT-WEIGHT AND ULTRALOW-POWER APPLICATIONS [J].
Chou, Y. C. ;
Chang-Chien, P. ;
Yang, J. M. ;
Nishimoto, M. Y. ;
Hennig, K. ;
Lange, M. D. ;
Zeng, X. ;
Parlee, M. R. ;
Lin, C. H. ;
Lee, L. S. ;
Nam, P. S. ;
Wojtowicz, M. ;
Barsky, M. E. ;
Oki, A. K. ;
Boos, J. B. ;
Bennett, B. R. ;
Papanicolaou, N. A. .
2009 IEEE 21ST INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE & RELATED MATERIALS (IPRM), 2009, :200-+
[39]   Fully Onboard AI-Powered Human-Drone Pose Estimation on Ultralow-Power Autonomous Flying Nano-UAVs [J].
Palossi, Daniele ;
Zimmerman, Nicky ;
Burrello, Alessio ;
Conti, Francesco ;
Mueller, Hanna ;
Gambardella, Luca Maria ;
Benini, Luca ;
Giusti, Alessandro ;
Guzzi, Jerome .
IEEE INTERNET OF THINGS JOURNAL, 2022, 9 (03) :1913-1929
[40]   Batch Nanofabrication of Suspended Single 1D Nanoheaters for Ultralow-Power Metal Oxide Semiconductor-Based Gas Sensors [J].
Kim, Taejung ;
Cho, Wootaek ;
Kim, Beomsang ;
Yeom, Junyeong ;
Kwon, Yeong Min ;
Baik, Jeong Min ;
Kim, Jae Joon ;
Shin, Heungjoo .
SMALL, 2022, 18 (48)
12345