Physics-based compact model of transient leakage current caused by parasitic bipolar junction transistor in gate-all-around MOSFETs Foreword

被引:0
|
作者
Yi, Boram [1 ]
Park, Yeong-Hun [1 ]
Yang, Ji-Woon [1 ]
机构
[1] Korea Univ, Dept Elect & Informat Engn, Sejong 30019, South Korea
关键词
Compact model; Transient leakage current; GAA MOSFETs; Parasitic BJT; SOI;
D O I
10.1016/j.sse.2019.107739
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this study, transient leakage current caused by a parasitic bipolar junction transistor (BJT) in nanowire-type gate-all-around metal-oxide-semiconductor field-effect transistors is physically modeled for circuit design. The model considers the majority carrier concentration in the body, which is modulated by the gate-to-body bias. The parasitic BJT gain is dependent on the majority carrier concentration, which exceeds the body doping concentration in transient conditions. Three-dimensional technology computer-aided design simulation is performed to verify the model. The model accurately predicts the transient leakage current according to various structural parameters.
引用
收藏
页数:5
相关论文
共 13 条
  • [1] Bias dependent physics-based model of low-frequency noise for nanowire type gate-all-around MOSFETs
    Yi, Boram
    Yang, Geun Soo
    Barraud, Sylvain
    Bervard, Laurent
    Lee, Jae Woo
    Yang, Ji-Woon
    SOLID-STATE ELECTRONICS, 2022, 189
  • [2] Physics-Based Compact Model of Parasitic Bipolar Transistor for Single-Event Transients in FinFETs
    Yi, Boram
    Lee, Boung Jun
    Oh, Jin-Hwan
    Kim, Ji-Seon
    Kim, Jun-Hyeok
    Yang, Ji-Woon
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (03) : 866 - 870
  • [3] A compact explicit DC model for short channel Gate-All-Around junctionless MOSFETs
    Lime, Francois
    Avila-Herrera, Fernando
    Cerdeira, Antonio
    Iniguez, Benjamin
    SOLID-STATE ELECTRONICS, 2017, 131 : 24 - 29
  • [4] Compact Drain Current Model of Silicon-Nanotube-based Double Gate-All-Around (DGAA) MOSFETs Incorporating Short Channel Effects
    Kumar, Arun
    Srinivas, P. S. T. N.
    Tiwari, Pramod Kumar
    2019 IEEE 14TH NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE (NMDC), 2019,
  • [5] Compact Analytical Drain Current Model of Gate-All-Around Nanowire Tunneling FET
    Vishnoi, Rajat
    Kumar, M. Jagadesh
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (07) : 2599 - 2603
  • [6] Physics-Based Compact Model for III-V Digital Logic FETs Including Gate Tunneling Leakage and Parasitic Capacitance
    Oh, Saeroonter
    Wong, H. -S. Philip
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (04) : 1068 - 1075
  • [7] Subcircuit Compact Model for Dopant-Segregated Schottky Gate-All-Around Si-Nanowire MOSFETs
    Zhu, Guojun
    Zhou, Xing
    Chin, Yoke-King
    Pey, Kin Leong
    Zhang, Junbin
    See, Guan Huei
    Lin, Shihuan
    Yan, Yafei
    Chen, Zuhui
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (04) : 772 - 781
  • [8] Gate Underlap Design for Short Channel Effects Control in Cylindrical Gate-all-around MOSFETs based on an Analytical Model
    Zhang, Lining
    Wang, Shaodi
    Ma, Chenyue
    He, Jin
    Xu, Chunkai
    Ma, Yutao
    Ye, Yun
    Liang, Hailang
    Chen, Qin
    Chan, Mansun
    IETE TECHNICAL REVIEW, 2012, 29 (01) : 29 - 35
  • [9] Analytical Current-Voltage Model for Gate-All-Around Transistor with Poly-Crystalline Silicon Channel
    Seon, Yoongeun
    Kim, Jongmin
    Kim, Soowon
    Jeon, Jongwook
    ELECTRONICS, 2019, 8 (09)
  • [10] A Compact Explicit Model for Long-Channel Gate-All-Around Junctionless MOSFETs. Part I: DC Characteristics
    Lime, Francois
    Moldovan, Oana
    Iniguez, Benjamin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (09) : 3036 - 3041