The role of structural defects and texture variability in the performance of poly-Si thin film transistors

被引:2
作者
Voutsas, At [1 ]
机构
[1] Sharp Labs Amer Inc, LCD Proc Technol Lab, Camas, WA 98607 USA
关键词
polycrystalline silicon; thin-film transistors;
D O I
10.1016/j.tsf.2006.11.173
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
High-performance poly-Si Thin Film Transistors (TFTs) with champion mobility and threshold voltage characteristics have been reported by several groups in the literature. Performance improvements have been especially spectacular after the wide acceptance of laser-based, lateral crystallization technology and its numerous variants. Despite the noted improvements in average transistor performance, variation in TFT characteristics still presents substantial difficulties to control. Speculation on the cause of the variation has been provided by various sources but, so far, no systematic study has been performed to that effect. In this work we have conducted an extensive study of characteristics of poly-Si TFTs, fabricated by laser crystallization, and their relationship to the microstructural details of the active layer. Our study clarifies the effect of a single grain boundary inclusion in the device channel and pinpoints the key causes of variation in performance even in the absence of "hard" boundaries. The existence of structural defects, as well as texture variation, is found to correlate well with the observed variability in TFT mobility and threshold voltage. These findings have also been confirmed by a simple quantitative model. Our work points to the importance in achieving consistent microstructure and the difficulty in doing so by employing blanket crystallization technologies. To that end, crystallization technology emphasizing location control appears to be preferable. (C) 2007 Published by Elsevier B.V.
引用
收藏
页码:7406 / 7412
页数:7
相关论文
共 14 条
[1]   Electrical characterization of directionally solidified polycrystalline silicon [J].
Bonfiglietti, A ;
Valletta, A ;
Gaucci, P ;
Mariucci, L ;
Fortunato, G ;
Brotherton, SD .
JOURNAL OF APPLIED PHYSICS, 2005, 98 (03)
[2]   EXCIMER-LASER-ANNEALED POLY-SI THIN-FILM TRANSISTORS [J].
BROTHERTON, SD ;
MCCULLOCH, DJ ;
CLEGG, JB ;
GOWERS, JP .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (02) :407-413
[3]   A 6-bit multi-resolution digital to analogue converter for Low Temperature Poly-Silicon digital drivers [J].
Brownlow, M ;
Cairns, G ;
Dachs, C ;
Kubota, Y ;
Washio, H ;
Yamashita, H .
FLAT PANEL DISPLAY TECHNOLOGY AND DISPLAY METROLOGY II, 2001, 4295 :85-94
[4]   Sequential lateral solidification processing for polycrystalline Si TFTs [J].
Crowder, MA ;
Voutsas, AT ;
Droes, SR ;
Moriguchi, M ;
Mitani, Y .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (04) :560-568
[5]  
Makita N., 2000, P SID, V31, P1190
[6]  
MATSUO T, 2004, P SID INT S, V24, P856
[7]   Large domains of continuous grain silicon on glass substrate for high-performance TFTs [J].
Mizuki, T ;
Matsuda, JS ;
Nakamura, Y ;
Takagi, J ;
Yoshida, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (02) :204-211
[8]  
Okabe M., 1996, P AMLCD 96 IDW 96, P5
[9]   Dependence of single-crystalline Si TFT characteristics on the channel position inside a location-controlled grain [J].
Rana, V ;
Ishihara, R ;
Hiroshima, Y ;
Abe, D ;
Inoue, S ;
Shimoda, T ;
Metselaar, W ;
Beenakker, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (12) :2622-2628
[10]   MOBILITY ANISOTROPY OF ELECTRONS IN INVERSION LAYERS ON OXIDIZED SILICON SURFACES [J].
SATO, T ;
TAKEISHI, Y ;
HARA, H ;
OKAMOTO, Y .
PHYSICAL REVIEW B, 1971, 4 (06) :1950-&