共 50 条
- [22] Assertion Based Verification and Analysis of Network Processor Architectures Design Automation for Embedded Systems, 2004, 9 : 163 - 176
- [24] On-chip property verification using assertion processors VLSI-SOC: FROM SYSTEMS TO CHIPS, 2006, 200 : 101 - +
- [25] A Transaction Level Assertion Verification Framework in SystemC: an Application Study 2009 SECOND INTERNATIONAL CONFERENCE ON ADVANCES IN CIRCUITS, ELECTRONICS AND MICRO-ELECTRONICS, 2009, : 75 - +
- [26] Reusing RTL Assertion Checkers for Verification of SystemC TLM Models Journal of Electronic Testing, 2015, 31 : 167 - 180
- [27] Reusing RTL Assertion Checkers for Verification of SystemC TLM Models JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2015, 31 (02): : 167 - 180
- [28] LAAG-RV: LLM Assisted Assertion Generation for RTL Design Verification 2024 IEEE 8TH INTERNATIONAL TEST CONFERENCE INDIA, ITC INDIA 2024, 2024, : 38 - 43
- [29] A three-tier assertion technique for spice verification of transistor level timing analysis TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 175 - 180