Fine-grained floating-point precision analysis

被引:17
作者
Lam, Michael O. [1 ]
Hollingsworth, Jeffrey K. [2 ]
机构
[1] James Madison Univ, Dept Comp Sci, MSC 4103,701 Carrier Dr, Harrisonburg, VA 22807 USA
[2] Univ Maryland, Dept Comp Sci, College Pk, MD 20742 USA
关键词
floating-point; binary instrumentation; program analysis; precision; sensitivity; SOLVERS;
D O I
10.1177/1094342016652462
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Floating-point computation is ubiquitous in high-performance scientific computing, but rounding error can compromise the results of extended calculations, especially at large scales. In this paper, we present new techniques that use binary instrumentation and modification to do fine-grained floating-point precision analysis, simulating any level of precision less than or equal to the precision of the original program. These techniques have an average of 40-70% lower overhead and provide more fine-grained insights into a program's sensitivity than previous mixed-precision analyses. We also present a novel histogram-based visualization of a program's floating-point precision sensitivity, as well as an incremental search technique that allows developers to incrementally trade off analysis time for detail, including the ability to restart analyses from where they left off. We present results from several case studies and experiments that show the efficacy of these techniques. Using our tool and its novel visualization, application developers can more quickly determine for specific data sets whether their application could be run using fewer double precision variables, saving both time and memory space.
引用
收藏
页码:231 / 245
页数:15
相关论文
共 50 条
  • [41] Floating-Point FPGA: Architecture and Modeling
    Ho, Chun Hok
    Yu, Chi Wai
    Leong, Philip
    Luk, Wayne
    Wilton, Steven J. E.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (12) : 1709 - 1718
  • [42] Floating-point divider design for FPGAs
    Hemmert, K. Scott
    Underwood, Keith D.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (01) : 115 - 118
  • [43] Single Precision Natural Logarithm Architecture for Hard Floating-Point and DSP-Enabled FPGAs
    Langhammer, Martin
    Pasca, Bogdan
    2016 IEEE 23ND SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH), 2016, : 164 - 171
  • [44] Low-resource low-latency hybrid adaptive CORDIC with floating-point precision
    Hong-Thu Nguyen
    Xuan-Thuan Nguyen
    Trong-Thuc Hoang
    Duc-Hung Le
    Cong-Kha Pham
    IEICE ELECTRONICS EXPRESS, 2015, 12 (09):
  • [45] An area-delay efficient single-precision floating-point multiplier for VLSI systems
    Anuradha
    Patel, Sujit Kumar
    Singhal, Subodh Kumar
    MICROPROCESSORS AND MICROSYSTEMS, 2023, 98
  • [46] Design and Implementation of Differential Evolution Algorithm on FPGA for Double-Precision Floating-Point Representation
    Cortes-Antonio, Prometeo
    Rangel-Gonzalez, Josue
    Villa-Vargas, Luis A.
    Antonio Ramirez-Salinas, Marco
    Molina-Lozano, Heron
    Batyrshin, Ildar
    ACTA POLYTECHNICA HUNGARICA, 2014, 11 (04) : 139 - 153
  • [47] Double Precision Hybrid-Mode Floating-Point FPGA CORDIC Co-processor
    Zhou, Jie
    Dou, Yong
    Lei, Yuanwu
    Xu, Jinbo
    Dong, Yazhuo
    HPCC 2008: 10TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, 2008, : 182 - 189
  • [48] A Vector Systolic Accelerator for Multi-Precision Floating-Point High-Performance Computing
    Li, Kai
    Mao, Wei
    Zhou, Junzhuo
    Li, Boyu
    Yang, Zhengke
    Yang, Shuxing
    Du, Laimin
    Huang, Sixiao
    Yu, Hao
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (10) : 4123 - 4127
  • [49] A precision- and range-independent tool for testing floating-point arithmetic II: Conversions
    Verdonk, B
    Cuyt, A
    Verschaeren, D
    ACM TRANSACTIONS ON MATHEMATICAL SOFTWARE, 2001, 27 (01): : 119 - 140
  • [50] A Vector Systolic Accelerator for Multi-Precision Floating-Point High-Performance Computing
    Li, Kai
    Zhou, Junzhuo
    Li, Boyu
    Yang, Shuxing
    Huang, Sixiao
    Luo, Shaobo
    Mao, Wei
    Yu, Hao
    2022 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2022): INTELLIGENT TECHNOLOGY IN THE POST-PANDEMIC ERA, 2022, : 226 - 229