Hybrid run-time power management technique for realtime embedded system with voltage scalable processor

被引:17
作者
Kim, M [1 ]
Ha, S [1 ]
机构
[1] Seoul Natl Univ, Sch Elect Engn & Comp Sci, Seoul 151742, South Korea
关键词
run-time power management technique; real-time embedded system; DPM(Dynamic Power Management; DVS(Dynamic Voltage scaling);
D O I
10.1145/384196.384202
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper presents a new run-time power management technique for real-time embedded systems which consist of a voltage scalable processor and power controllable peripheral devices. We have observed that there exist significant trade-offs in terms of energy consumption between the Dynamic Power Management (DPM) scheme and the Dynamic Voltage Scaling (DVS) scheme over a wide range of system operating conditions. The proposed technique fully exploits workload-variation slack time by partitioning the task into several timeslots and shut down the unneeded peripheral device on timeslot-by-timeslot basis. Through extensive simulations, the novelty and the usefulness of the proposed technique are demonstrated.
引用
收藏
页码:11 / 19
页数:9
相关论文
共 13 条
[1]   A survey of design techniques for system-level dynamic power management [J].
Benini, L ;
Bogliolo, A ;
De Micheli, G .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (03) :299-316
[2]  
BURD T, 2000, P INT S LOW POW EL D
[3]  
BURD T, 2000, IEEE INT SOL STAT CI, P294
[4]  
BURD TD, 1996, IEEE T VLSI SYST
[5]  
KIM N, 1996, P IEEE REAL TIM SYST
[6]  
LEE SS, 2000, P DES AUT C
[7]  
Lu Y.-H., 2000, P INT S LOW POW EL D
[8]  
LU YH, 2000, DESIGN AUTOMATION TE, P20
[9]  
LU YH, 2000, P INT S SYST SYNTH S
[10]  
PERING T, 1998, P 1 INT S LOW POW EL