Phase interpolation technique based on high-speed SERDES chip CDR

被引：0

作者：

Lin, Meidong ^{[1
]}

Wen, Zhiping ^{[1
]}

Chen, Lei ^{[1
]}

Li, Xuewu ^{[1
]}

机构：

[1] BMTI, Beijing 100076, Peoples R China

来源：

PROCEEDINGS OF THE 2015 5TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND AUTOMATION ENGINEERING | 2016年 / 42卷

关键词：

phase interpolation; speed; serdes chips; the broadband rate Introduction;

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

This design combines the advantages of CDR CDR circuit two structures PID and PI-based clock data is based on the structure of semi-digital dual loop recovery system. Using TSMC-0.25 mu m CMOS process to achieve the PLL design, the operating frequency range of 1.6-2.7GHz, and successfully applied a SERDES chip. Small footprint annular VCO wide frequency adjustment range, and can easily produce the CDR SerDes required multi-phase clock.

引用

页码：160 / 165

页数：6

共 50 条

[31] Simulation and circuit design of 12.5Gbps High-speed serial received data based on SerDes
He, Qiangmin (helltic@163.com), 1600, Universidad Central de Venezuela (55):
[32] Nonlinearity Analysis of Down-Sampled Paths in High-Speed ADC-Based SerDes Receivers
Joshi, Archit
IEEE ACCESS, 2025, 13 : 38698 - 38703
[33] High-speed on-chip and chip-to-chip optical interconnection
Tsuda, H
Nakahara, T
FUNDAMENTAL PROBLEMS OF OPTOELECTRONICS AND MICROELECTRONICS, 2003, 5129 : 18 - 23
[34] High-speed low-voltage CMOS line driver for SerDes applications
Rogers, M.
Hayatleh, K.
Lidgey, F. J.
Joy, A.
INTERNATIONAL JOURNAL OF ELECTRONICS, 2013, 100 (04) : 575 - 581
[35] EMI Sources from Mode Conversion in a Telco System High-Speed SERDES
Pitner, Greg
De Araujo, Daniel N.
Waldron, Isaac
Mi, Minhong
Mutnury, Bhyrav
Nam Pham
2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 631 - 637
[36] Survey of design and process failure modes for high-speed SerDes in nanometer CMOS
Dryden, C
23RD IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2005, : 285 - 291
[37] Speed planning and interpolation algorithm of high-speed NURBS curve based on an elliptical arc fitting
Liu, Qingjian
Zhang, Xu
Dong, Xiaoyu
Guan, Zenghan
Liu, Zhigang
International Journal of Advanced Manufacturing Technology, 1600, 135 (5-6): : 2789 - 2809
[38] Speed planning and interpolation algorithm of high-speed NURBS curve based on an elliptical arc fitting
Liu, Qingjian
Zhang, Xu
Dong, Xiaoyu
Guan, Zenghan
Liu, Zhigang
INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2024, 135 (5-6): : 2789 - 2809
[39] High-Speed and On-Chip Optical Switch Based on a Graphene Microheater
Nakamura, Shoma
Sekiya, Kota
Matano, Shinichiro
Shimura, Yui
Nakade, Yuuki
Nakagawa, Kenta
Monnai, Yasuaki
Maki, Hideyuki
ACS NANO, 2022, 16 (02) : 2690 - 2698
[40] High-speed object detection based on a hierarchical parallel vision chip
Zhang, Zhongxing
Yang, Jie
Li, Honglong
Liu, Liyuan
Liu, Jian
Wu, Nanjian
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,

← 1 2 3 4 5 →