Phase interpolation technique based on high-speed SERDES chip CDR

被引：0

作者：

Lin, Meidong ^{[1
]}

Wen, Zhiping ^{[1
]}

Chen, Lei ^{[1
]}

Li, Xuewu ^{[1
]}

机构：

[1] BMTI, Beijing 100076, Peoples R China

来源：

PROCEEDINGS OF THE 2015 5TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND AUTOMATION ENGINEERING | 2016年 / 42卷

关键词：

phase interpolation; speed; serdes chips; the broadband rate Introduction;

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

This design combines the advantages of CDR CDR circuit two structures PID and PI-based clock data is based on the structure of semi-digital dual loop recovery system. Using TSMC-0.25 mu m CMOS process to achieve the PLL design, the operating frequency range of 1.6-2.7GHz, and successfully applied a SERDES chip. Small footprint annular VCO wide frequency adjustment range, and can easily produce the CDR SerDes required multi-phase clock.

引用

页码：160 / 165

页数：6

共 50 条

[1] A Low-Power SerDes for High-Speed On-Chip Networks
Park, Dongjun
Yoon, Junsub
Kim, Jongsun
PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 252 - 253
[2] Package Design for High-Speed SerDes
Young, Brian
Bhandal, Amarjit S.
2010 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGE & SYSTEMS SYMPOSIUM, 2010,
[3] A high-speed transceiver with optical SerDes
Xu, Chaolong
Luo, Zhang
Li, Jinwen
Wang, Kefei
Pang, Zhengbin
AOPC 2015: OPTICAL FIBER SENSORS AND APPLICATIONS, 2015, 9679
[4] A high-speed four-phase clock generator for low-power on-chip SerDes applications
Zid, Mounir
Scandurra, Alberto
Tourki, Rached
Pistritto, Carlo
MICROELECTRONICS JOURNAL, 2011, 42 (09) : 1049 - 1056
[5] Test methods and ICs for high-speed serdes
Li, Mike
Roberts, Gordon
Proceedings of the Custom Integrated Circuits Conference, 2009,
[6] On Package Optics for the High-Speed Serdes Interconnects
Vaidyanathan, Ajay K.
Yenubari, Praveen Kumar
Shanmugapriya, D.
Kumar, Sathish R.
2022 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY & SIGNAL/POWER INTEGRITY, EMCSI, 2022, : 459 - 459
[7] Design of Analog-type High-speed SerDes Using Digital Components for Optical Chip-to-chip Link
Sangirov, Jamshid
Nguyen, Nga T. H.
Ngo, Trong-Hieu
Im, Dong-min
Ukaegbu, Augustine I.
Lee, Tae-Woo
Cho, Mu Hee
Park, Hyo-Hoon
OPTOELECTRONIC INTERCONNECTS AND COMPONENT INTEGRATION IX, 2010, 7607
[8] A High-speed SerDes Transceiver for Wireless Proximity Communication
Kim, Jongsun
Kim, Jintae
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2018, 18 (01) : 42 - 48
[9] High Speed SerDes Design on Flip Chip Package Substrate
Zhuang, Ming-Han
Lai, Chia-Chu
Lin, Ho-Chuan
Shih, Chih Yuan
Kang, Andrew
Wang, Yu-Po
2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
[10] Low-Power High-Speed On-Chip Asynchronous Wave-pipelined CML SerDes
Jaiswal, Ashok
Walk, Dominik
Fang, Yuan
Hofmann, Klaus
2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 5 - 10

← 1 2 3 4 5 →