Parallelization in an HPF language processor

被引:0
|
作者
Hayashi, Y [1 ]
Sakon, S
Seo, Y
Suehiro, K
Tamura, M
Murai, H
机构
[1] NEC Corp Ltd, Comp Software Div 1, Tokyo, Japan
[2] NEC Corp Ltd, C&C Media Res Labs, Tokyo, Japan
来源
NEC RESEARCH & DEVELOPMENT | 1998年 / 39卷 / 04期
关键词
HPF (High Performance Fortran); distributed memory; parallelization; data transfer; data-parallel language; compiler; language processor;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have developed an HPF (High Performance Fortran) language processor for SX-4 series, aimed at distributed memory multiprocessor systems. HPF is a de facto standard data-parallel language mainly aimed at distributed memory multiprocessor systems. HPF allows users to develop parallelized programsdby only specifying how to map data onto processors. The HPF compiler partitions computation among processors based on specified mapping information, and generates necessary data transfers. Therefore, both how to map computation onto processors and how to achieve high-speed data transfer are important for the efficient implementation of HPF compilers. This paper describes automatic parallelization and data transfer technology in NEC's HPF language processor. This paper also discusses the utilization of shared memory parallelization and vectorization on SX-4 and SX-5 series.
引用
收藏
页码:414 / 421
页数:8
相关论文
共 50 条
  • [41] THE HISTORY OF LANGUAGE PROCESSOR TECHNOLOGY IN IBM
    ALLEN, FE
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1981, 25 (05) : 535 - 548
  • [42] Programming language for an embedded image processor
    Zongtao, Duan
    Zongyuan, Duan
    Xingle, Feng
    2007 International Symposium on Computer Science & Technology, Proceedings, 2007, : 1036 - 1039
  • [43] A SEMANTIC PROCESSOR FOR NATURAL-LANGUAGE
    WEBER, JC
    BERRY, PC
    HAGAMEN, WD
    IVERSON, KE
    PROCEEDINGS : THE THIRTEENTH ANNUAL INTERNATIONAL COMPUTER SOFTWARE & APPLICATIONS CONFERENCE, 1989, : 727 - 733
  • [44] A Programming Language for Embedded Processor Networks
    Mayer-Lindenberg, Fritz
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 763 - 767
  • [45] 'DASHER, AN ANSWER PROCESSOR FOR LANGUAGE STUDY'
    PEDERSON, KM
    FRENCH REVIEW, 1986, 59 (06): : 1023 - 1024
  • [46] Parallelization schemes for memory optimization on the cell processor: A case study on the Harris corner detector
    Saidani T.
    Lacassagne L.
    Falcou J.
    Tadonki C.
    Bouaziz S.
    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2011, 6590 : 177 - 200
  • [47] THE METHOD OF THE CHESS SEARCH ALGORITHMS PARALLELIZATION USING TWO-PROCESSOR DISTRIBUTED SYSTEM
    Vuckovic, Vladan V.
    FACTA UNIVERSITATIS-SERIES MATHEMATICS AND INFORMATICS, 2007, 22 (02): : 175 - 188
  • [49] Visual edition of HPF mappings with HPF-builder
    Lefebvre, C
    HIGH-PERFORMANCE COMPUTING AND NETWORKING, 1998, 1401 : 943 - 945
  • [50] Statistical natural language processor for medical reports
    Taira, RK
    Soderland, SG
    JOURNAL OF THE AMERICAN MEDICAL INFORMATICS ASSOCIATION, 1999, : 970 - 974