Parallelization in an HPF language processor

被引:0
|
作者
Hayashi, Y [1 ]
Sakon, S
Seo, Y
Suehiro, K
Tamura, M
Murai, H
机构
[1] NEC Corp Ltd, Comp Software Div 1, Tokyo, Japan
[2] NEC Corp Ltd, C&C Media Res Labs, Tokyo, Japan
来源
NEC RESEARCH & DEVELOPMENT | 1998年 / 39卷 / 04期
关键词
HPF (High Performance Fortran); distributed memory; parallelization; data transfer; data-parallel language; compiler; language processor;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have developed an HPF (High Performance Fortran) language processor for SX-4 series, aimed at distributed memory multiprocessor systems. HPF is a de facto standard data-parallel language mainly aimed at distributed memory multiprocessor systems. HPF allows users to develop parallelized programsdby only specifying how to map data onto processors. The HPF compiler partitions computation among processors based on specified mapping information, and generates necessary data transfers. Therefore, both how to map computation onto processors and how to achieve high-speed data transfer are important for the efficient implementation of HPF compilers. This paper describes automatic parallelization and data transfer technology in NEC's HPF language processor. This paper also discusses the utilization of shared memory parallelization and vectorization on SX-4 and SX-5 series.
引用
收藏
页码:414 / 421
页数:8
相关论文
共 50 条
  • [31] Parallelization of the LDLT decomposition with the ZPL programming language
    Vargas, Edwin
    Flores, Enrique
    Lago, Demetrio Rey
    INGENIERIA UC, 2008, 15 (02): : 72 - 80
  • [32] THE DESIGN OF A LANGUAGE PROCESSOR GENERATOR
    KOSKIMIES, K
    NURMI, O
    PAAKKI, J
    SIPPU, S
    SOFTWARE-PRACTICE & EXPERIENCE, 1988, 18 (02): : 107 - 135
  • [33] A MORPHOLOGICAL PROCESSOR FOR MALAYALAM LANGUAGE
    Idicula, Sumam
    David, Peter
    SOUTH ASIA RESEARCH, 2007, 27 (02) : 173 - 186
  • [34] A Dutch medical language processor
    Spyns, P
    DeMoor, G
    INTERNATIONAL JOURNAL OF BIO-MEDICAL COMPUTING, 1996, 41 (03): : 181 - 205
  • [35] A LANGUAGE INDEPENDENT MACRO PROCESSOR
    WAITE, WM
    COMMUNICATIONS OF THE ACM, 1967, 10 (07) : 433 - &
  • [36] Multi-core embedded processor based on FPGA and parallelization of SUSAN algorithm
    Department of Computer Science and Technology, Harbin Institute of Technology, Harbin 150001, China
    Jisuanji Xuebao, 2008, 11 (1995-2004):
  • [37] Efficient graphical-processor-unit parallelization algorithm for computing Eigen values
    Ben Sayadia, Sofien
    Elloumi, Yaroub
    Akil, Mohamed
    Bedoui, Mohamed Hedi
    JOURNAL OF ELECTRONIC IMAGING, 2020, 29 (06)
  • [38] Symbolic Loop Parallelization for Balancing I/O and Memory Accesses on Processor Arrays
    Tanase, Alexandru
    Witterauf, Michael
    Teich, Juergen
    Hannig, Frank
    2015 ACM/IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CODESIGN (MEMOCODE), 2015, : 188 - 197
  • [39] Fine grain algorithm parallelization on a hybrid control-flow and dataflow processor
    Korolija, Nenad
    JOURNAL OF BIG DATA, 2025, 12 (01)
  • [40] Language-Agnostic Optimization and Parallelization for Interpreted Languages
    Strout, Michelle Mills
    Debray, Saumya
    Isaacs, Kate
    Kreaseck, Barbara
    Cardenas-Rodriguez, Julio
    Hurwitz, Bonnie
    Volk, Kat
    Badger, Sam
    Bartels, Jesse
    Bertolacci, Ian
    Devkota, Sabin
    Encinas, Anthony
    Gaska, Ben
    Neth, Brandon
    Sackos, Theo
    Stephens, Jon
    Willer, Sarah
    Yadegari, Babak
    LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, LCPC 2017, 2019, 11403 : 36 - 46