A software-based concurrent error detection technique for PowerPC processor-based embedded systems

被引:10
作者
Fazeli, M [1 ]
Farivar, R [1 ]
Miremadi, SG [1 ]
机构
[1] Sharif Univ Technol, Tehran, Iran
来源
DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS | 2005年
关键词
D O I
10.1109/DFTVS.2005.14
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a behavior-based error detection technique called Control Flow Checking using Branch Trace Exceptions for PowerPC processors family (CFCBTE). This technique is based on the branch trace exception feature available in the PowerPC processors family for debugging purposes. This technique traces the target addresses of program branches at run-time and compares them with reference target addresses to detect possible violations caused by transient faults. The reference target addresses are derived by a preprocessor from the source program. The proposed technique is experimentally evaluated on a 32-bit PowerPC microcontroller using software implemented fault injection (SWIFI). The results show that this technique detects about 91 % of the injected control flow errors. The memory overhead is 39.16% on average, and the performance overhead varies between 110% and 304% depending on the workload used This technique does not modify the program source code.
引用
收藏
页码:266 / 274
页数:9
相关论文
共 22 条
  • [1] Design and evaluation of system-level checks for on-line control flow error detection
    Alkhalifa, Z
    Nair, VSS
    Krishnamurthy, N
    Abraham, JA
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1999, 10 (06) : 627 - 641
  • [2] Avizienis A., 2004, Proceedings. 10th IEEE Pacific Rim International Symposium on Dependable Computing
  • [3] Experimental evaluation of the fail-silent behavior of a distributed real-time run-time support built from COTS components
    Chevochot, P
    Puaut, I
    [J]. INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2001, : 304 - +
  • [4] CROLL P, 1991, IEE C COMP AID SOFTW, P8
  • [5] A comparison of simulation based and scan chain implemented fault injection
    Folkesson, P
    Svensson, S
    Karlsson, J
    [J]. TWENTY-EIGHTH ANNUAL INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING, DIGEST PAPERS, 1998, : 284 - 293
  • [6] Multiparadigm scheduling for distributed real-time embedded computing
    Gill, CD
    Cytron, RK
    Schmidt, DC
    [J]. PROCEEDINGS OF THE IEEE, 2003, 91 (01) : 183 - 197
  • [7] Soft-error detection using control flow assertions
    Goloubeva, O
    Rebaudengo, M
    Reorda, MS
    Violante, M
    [J]. 18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 581 - 588
  • [8] *IBM MICR DIV, POWERPC COMP WRIT GU
  • [9] Evaluation of integrated system-level checks for on-line error detection
    Kanawati, GA
    Nair, VSS
    Krishnamurthy, N
    Abraham, JA
    [J]. IEEE INTERNATIONAL COMPUTER PERFORMANCE AND DEPENDABILITY SYMPOSIUM - IPDS'96, PROCEEDINGS, 1996, : 292 - 301
  • [10] *KONTR EMB COMP AG, 2003, ETX P3M US GUID