A comparison of heuristic algorithms for custom instruction selection

被引:2
作者
Wang, Shanshan [1 ]
Xiao, Chenglong [1 ]
Liu, Wanjun [1 ]
Casseau, Emmanuel [2 ]
机构
[1] Liaoning Tech Univ, Fuxin, Liaoning, Peoples R China
[2] Univ Rennes 1, Inria, F-35014 Rennes, France
基金
中国国家自然科学基金;
关键词
Heuristic algorithms; Data-flow graph; Extensible processors; Custom instructions; Custom function units; ENUMERATION; SEARCH; COLONY;
D O I
10.1016/j.micpro.2016.05.001
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Extensible processors with custom function units (CFU) that implement parts of the application code can make good trade-off between performance and flexibility. In general, deciding profitable parts of the application source code that run on CFU involves two crucial steps: subgraph enumeration and subgraph selection. In this paper, we focus on the subgraph selection problem, which has been widely recognized as a computationally difficult problem. We have formally proved that the upper bound of the number of feasible solutions for the subgraph selection problem is 3(n/3), where n is the number of subgraph candidates. We have adapted and compared five popular heuristic algorithms: simulated annealing (SA), tabu search (TS), genetic algorithm (GA), particle swarm optimization (PSO) and ant colony optimization (ACO), for the subgraph selection problem with the objective of minimising execution time under non-overlapping constraint and acyclicity constraint. The results show that the standard SA algorithm can produce the best results while taking the least amount of time among the five standard heuristics. In addition, we have introduced an adaptive local optimum searching strategy in ACO and PSO to further improve the quality of results. (C) 2016 Elsevier B.V. All rights reserved.
引用
收藏
页码:176 / 186
页数:11
相关论文
共 37 条
  • [1] [Anonymous], 2011, THESIS
  • [2] [Anonymous], 2004, P 2004 ACM SIGDA 12
  • [3] Instruction Selection and Scheduling for DSP Kernels on Custom Architectures
    Arslan, Mehmet Ali
    Kuchcinski, Krzysztof
    [J]. 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 821 - 828
  • [4] Atasu K, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P172
  • [5] Atasu K, 2003, DES AUT CON, P256
  • [6] FISH: Fast Instruction SyntHesis for Custom Processors
    Atasu, Kubilay
    Luk, Wayne
    Mencer, Oskar
    Ozturan, Can
    Dundar, Gunhan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (01) : 52 - 65
  • [7] Bonzini P, 2007, DES AUT TEST EUROPE, P1331
  • [8] Chen X., IEEE T COMPUT AIDED, V26
  • [9] Clark N, 2004, INT SYMP MICROARCH, P30
  • [10] Clark N., 2006, Proc. CASES, P147