Mechanical Reliability Testing of Air-Gap Through-Silicon Vias

被引:5
作者
Huang, Cui [1 ]
Wu, Ke [1 ]
Wang, Zheyao [1 ,2 ]
机构
[1] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China
[2] Innovat Ctr Micronanoelect & Integrated Syst, Tsinghua Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China
来源
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2016年 / 6卷 / 05期
基金
中国国家自然科学基金;
关键词
3-D integration; air gap; drop test; humidity; moisture; reliability; vibration; CU; KINETICS; RAMAN; SI;
D O I
10.1109/TCPMT.2016.2544762
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The use of air gaps instead of SiO2 as insulators for through-silicon vias (TSVs) has been demonstrated to reduce the thermal stresses and the TSV capacitance of a 3-D integrated system. However, since the Cu plug in air-gap TSVs lacks support and fixation at the sidewalls, the mechanical strength is a serious concern. This paper for the first time reports the mechanical and humidity reliabilities of air-gap TSVs. Reliability tests including free drop test, vibration test, and accelerated moisture test are performed, and the failure mechanisms are analyzed. The residual stresses in silicon substrates are also measured using micro-Raman Spectroscopy. Experimental results show that the premetal dielectric that acts as the only support for Cu plugs is the weak point causing mechanical reliability issues, and oxidation of Cu plugs at high moisture and high temperature is the main reason for humidity reliability problems. Multilayer bonding of TSV chips to constitute a 3-D system remarkably increases the mechanical and humidity reliabilities of air-gap TSVs because of the support and protection provided by the bonding chips.
引用
收藏
页码:712 / 721
页数:10
相关论文
共 38 条
  • [1] [Anonymous], PHYS FAILURE ANAL IN
  • [2] Bentz D., 2006, P INT C SIMULATION S, P345
  • [3] Measurement of stresses in Cu and Si around through-silicon via by synchrotron X-ray microdiffraction for 3-dimensional integrated circuits
    Budiman, A. S.
    Shin, H. -A. -S.
    Kim, B. -J.
    Hwang, S. -H.
    Son, H. -Y.
    Suh, M. -S.
    Chung, Q. -H.
    Byun, K. -Y.
    Tamura, N.
    Kunz, M.
    Joo, Y. -C.
    [J]. MICROELECTRONICS RELIABILITY, 2012, 52 (03) : 530 - 533
  • [4] Theoretical and experimental Raman spectroscopy study of mechanical stress induced by electronic packaging
    Chen, J
    De Wolf, I
    [J]. IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2005, 28 (03): : 484 - 492
  • [5] Ultralow-Capacitance Through-Silicon Vias With Annular Air-Gap Insulation Layers
    Chen, Qianwen
    Huang, Cui
    Wu, Dong
    Tan, Zhimin
    Wang, Zheyao
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (04) : 1421 - 1426
  • [6] Civale Y, 2013, 2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), P1420, DOI 10.1109/ECTC.2013.6575759
  • [7] 3-D Wafer-Level Packaging Die Stacking Using Spin-on-Dielectric Polymer Liner Through-Silicon Vias
    Civale, Yann
    Tezcan, Deniz Sabuncuoglu
    Philipsen, Harold G. G.
    Duval, Fabrice F. C.
    Jaenen, Patrick
    Travaly, Youssef
    Soussan, Philippe
    Swinnen, Bart
    Beyne, Eric
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (06): : 833 - 840
  • [8] Cu pumping in TSVs: Effect of pre-CMP thermal budget
    De Wolf, I.
    Croes, K.
    Pedreira, O. Varela
    Labie, R.
    Redolfi, A.
    Van De Peer, M.
    Vanstreels, K.
    Okoro, C.
    Vandevelde, B.
    Beynea, E.
    [J]. MICROELECTRONICS RELIABILITY, 2011, 51 (9-11) : 1856 - 1859
  • [9] Garrou P, 2009, RES STRIVE COPPER TS
  • [10] Hecker M, 2007, AIP CONF PROC, V931, P435