Design of bioinspired tripartite synapse analog integrated circuit in 65-nm CMOS Technology

被引:4
|
作者
Tir, Shohreh [1 ]
Shalchian, Majid [1 ]
Moezzi, Mohsen [1 ]
机构
[1] Amirkabir Univ Technol, Dept Elect Engn, Tehran, Iran
关键词
Neuron-astrocyte interactions; Tripartite synapse; Morris-Lecar neuron model; Postnov astrocyte model; Neuromorphic CMOS analog implementation; ASTROCYTE; IMPLEMENTATION; GLIA;
D O I
10.1007/s10825-020-01514-5
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents the design of a bioinspired synaptic integrated circuit, which takes into account the interactions of astrocyte in a tripartite synapse. These interactions result in activation of Ca2+ ion waves through fast and slow activation pathways which affect the synapse and postsynaptic neuron. The circuit has been implemented in TSMC 65-nm CMOS technology with 1.2 V supply voltage. Dynamic and nonlinear characteristics of the interactions have been implemented based on nonlinear characteristics of field effect transistors and few external capacitors. This design used few components from previous works, including ML neuron and Ca2+ circuit. All components are scaled to 65 nm and implemented in weak inversion operating region. Simulation results confirm that the proposed circuit demonstrates the functionality of physical model with acceptable relative mean square error and low power consumption of about 37 nW. The effects of supply voltage sensitivity, variability of threshold voltage and noise on the Ca2+ circuit have been studied. Circuit layout for main components including presynaptic neuron, postsynaptic neuron and the synapse has been prepared, with the area of 80 mu m(2). Post-layout simulation of the neuron with parasitics demonstrates the feasibility of the proposed model for fabrication. This circuit structure can be used for the study and demonstration of various functionalities associated with astrocyte including self-repair.
引用
收藏
页码:1313 / 1328
页数:16
相关论文
共 50 条
  • [41] Design of the 65-nm CMOS Translation Lookaside Buffer on the Hardened Elements
    Stenin, Vladimir Ya.
    Antonyuk, Artem V.
    Stepanov, Pavel V.
    Katunin, Yuri V.
    2017 25TH TELECOMMUNICATION FORUM (TELFOR), 2017, : 490 - 493
  • [42] Design and Analysis of PVT Invariant Current Reference in 65-nm CMOS
    Maurya, Nishant
    Wary, Nijwm
    2022 IEEE 65TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS 2022), 2022,
  • [43] A Single-ended Simultaneous Bidirectional Transceiver in 65-nm CMOS Technology
    Jeon, Min-Ki
    Yoo, Changsik
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (06) : 817 - 824
  • [44] A Performance-Aware MOSFET Threshold Voltage Measurement Circuit in a 65-nm CMOS
    Wang, Dong
    Tan, Xiao Liang
    Chan, Pak Kwong
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (04) : 1430 - 1440
  • [45] X_RAY GRADING PROCEDURE FOR CONVENTIONAL 65-nm CMOS TECHNOLOGY
    Kessarinskiy, L. N.
    Davydov, G. G.
    Boychenko, D. V.
    Artamonov, A. S.
    Nikiforov, A. Y.
    Yashanin, I. B.
    2017 INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON) PROCEEDINGS, 2017,
  • [46] A Compact Clock Generator for Heterogeneous GALS MPSoCs in 65-nm CMOS Technology
    Hoeppner, Sebastian
    Eisenreich, Holger
    Henker, Stephan
    Walter, Dennis
    Ellguth, Georg
    Schueffny, Rene
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (03) : 566 - 570
  • [47] A 10-Gb/s Power and Area Efficient Clock and Data Recovery Circuit in 65-nm CMOS Technology
    Rhim, Jinsoo
    Choi, Kwang-Chun
    Choi, Woo-Young
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 104 - 107
  • [48] Analog Design Criteria for High-granularity Detector Readout in the 65 nm CMOS Technology
    Manghisoni, Massimo
    Gaioni, Luigi
    Ratti, Lodovico
    Re, Valerio
    Traversi, Gianluca
    2011 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE (NSS/MIC), 2011, : 1961 - 1965
  • [49] Design of an analog monolithic pixel sensor prototype in TPSCo 65 nm CMOS imaging technology
    Deng, W.
    Rinella, G. Aglieri
    Aresti, M.
    Baudot, J.
    Benotto, F.
    Beole, S.
    Bialas, W.
    Borghello, G.
    Bugiel, S.
    Campbell, M.
    Carnesecchi, F.
    Charbon, E.
    Cecconi, L.
    Colledani, C.
    de Melo, J. L. A.
    Martin, A. Dorda
    Dorokhov, A.
    Ferrero, C.
    Hasenbichler, J.
    Hong, G. H.
    Hu, C.
    Huang, G.
    Kluge, A.
    Kugathasan, T.
    La Rocca, P.
    Mager, M.
    Marras, D.
    Martinengo, P.
    Munker, M.
    Perciballi, S.
    Piro, F.
    Prino, F.
    Rebane, K.
    Reidt, F.
    Sanna, I.
    Sarritzu, V.
    Savino, U.
    Snoeys, W.
    Suljic, M.
    Termo, G.
    Triffiro, A.
    Turcato, A.
    Usai, G.
    Wu, Y.
    JOURNAL OF INSTRUMENTATION, 2023, 18 (01)
  • [50] A SRAM design on 65nm CMOS technology with integrated leakage reduction scheme
    Zhang, K
    Bhattacharya, U
    Chen, Z
    Hamzaoglu, F
    Murray, D
    Vallepalli, N
    Wang, Y
    Zheng, B
    Bohr, M
    2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 294 - 295