共 50 条
- [41] Design of the 65-nm CMOS Translation Lookaside Buffer on the Hardened Elements 2017 25TH TELECOMMUNICATION FORUM (TELFOR), 2017, : 490 - 493
- [42] Design and Analysis of PVT Invariant Current Reference in 65-nm CMOS 2022 IEEE 65TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS 2022), 2022,
- [45] X_RAY GRADING PROCEDURE FOR CONVENTIONAL 65-nm CMOS TECHNOLOGY 2017 INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON) PROCEEDINGS, 2017,
- [47] A 10-Gb/s Power and Area Efficient Clock and Data Recovery Circuit in 65-nm CMOS Technology 2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 104 - 107
- [48] Analog Design Criteria for High-granularity Detector Readout in the 65 nm CMOS Technology 2011 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE (NSS/MIC), 2011, : 1961 - 1965
- [50] A SRAM design on 65nm CMOS technology with integrated leakage reduction scheme 2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 294 - 295