Design of bioinspired tripartite synapse analog integrated circuit in 65-nm CMOS Technology

被引:4
|
作者
Tir, Shohreh [1 ]
Shalchian, Majid [1 ]
Moezzi, Mohsen [1 ]
机构
[1] Amirkabir Univ Technol, Dept Elect Engn, Tehran, Iran
关键词
Neuron-astrocyte interactions; Tripartite synapse; Morris-Lecar neuron model; Postnov astrocyte model; Neuromorphic CMOS analog implementation; ASTROCYTE; IMPLEMENTATION; GLIA;
D O I
10.1007/s10825-020-01514-5
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents the design of a bioinspired synaptic integrated circuit, which takes into account the interactions of astrocyte in a tripartite synapse. These interactions result in activation of Ca2+ ion waves through fast and slow activation pathways which affect the synapse and postsynaptic neuron. The circuit has been implemented in TSMC 65-nm CMOS technology with 1.2 V supply voltage. Dynamic and nonlinear characteristics of the interactions have been implemented based on nonlinear characteristics of field effect transistors and few external capacitors. This design used few components from previous works, including ML neuron and Ca2+ circuit. All components are scaled to 65 nm and implemented in weak inversion operating region. Simulation results confirm that the proposed circuit demonstrates the functionality of physical model with acceptable relative mean square error and low power consumption of about 37 nW. The effects of supply voltage sensitivity, variability of threshold voltage and noise on the Ca2+ circuit have been studied. Circuit layout for main components including presynaptic neuron, postsynaptic neuron and the synapse has been prepared, with the area of 80 mu m(2). Post-layout simulation of the neuron with parasitics demonstrates the feasibility of the proposed model for fabrication. This circuit structure can be used for the study and demonstration of various functionalities associated with astrocyte including self-repair.
引用
收藏
页码:1313 / 1328
页数:16
相关论文
共 50 条
  • [31] NiSi polysilicon fuse reliability in 65-nm logic CMOS technology
    Ang, Boon
    Tumakha, Sergey
    Im, Jay
    Paak, Sunhom S.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2007, 7 (02) : 298 - 303
  • [32] A 60-GHz SPST Switch in 65-nm CMOS Technology
    Apriyana, Anak Agung Alit
    Zhang, Yue Ping
    2014 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT): SILICON TECHNOLOGY HEATS UP FOR THZ, 2014,
  • [33] A Stereo Earphone Driver with Volume Control in 65-nm CMOS Technology
    Tanzil, Alexander
    Dasgupta, Uday
    2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY: SYNERGY OF RF AND IC TECHNOLOGIES, PROCEEDINGS, 2009, : 351 - 354
  • [34] A Fully-Integrated 77-GHz FMCW Radar Transceiver in 65-nm CMOS Technology
    Lee, Jri
    Li, Yi-An
    Hung, Meng-Hsiung
    Huang, Shih-Jou
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (12) : 2746 - 2756
  • [35] A Stereo Earphone Driver with Volume Control in 65-nm CMOS Technology
    Tanzil, Alexander
    Dasgupta, Uday
    2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT 2009), 2009, : 273 - 276
  • [36] A Wide Bandwidth Analog Baseband Circuit for 60-GHz Proximity Wireless Communication Receiver in 65-nm CMOS
    Furuta, Masanori
    Okuni, Hidenori
    Hosoya, Masahiro
    Sai, Akihide
    Matsuno, Junya
    Saigusa, Shigehito
    Itakura, Tetsuro
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2015, E98A (02) : 492 - 499
  • [37] Ultra-Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm CMOS Technology
    Altolaguirre, Federico A.
    Ker, Ming-Dou
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [38] Ultra-Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm CMOS Technology
    Altolaguirre, Federico A.
    Ker, Ming-Dou
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [39] Low-Leakage Electrostatic Discharge Protection Circuit in 65-nm Fully-Silicided CMOS Technology
    Wang, Chang-Tzu
    Ker, Ming-Dou
    Tang, Tien-Hao
    Su, Kuan-Cheng
    2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2009, : 21 - +
  • [40] Analog circuit design in scaled CMOS technology
    Sansen, W
    1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS, 1996, : 8 - 11