Response-time properties of linear asynchronous pipelines

被引:6
作者
Ebergen, J [1 ]
Berks, R
机构
[1] Sun Microsyst Labs, Palo Alto, CA 94303 USA
[2] Univ Waterloo, Dept Comp Sci, Waterloo, ON N2L 3G1, Canada
关键词
asynchronous logic circuits; computer network performance; pipelines;
D O I
10.1109/5.740023
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
One of the potential advantages of asynchronous circuits is that they can be optimized for average-case performance rather than worst-case performance. The performance analysis of asynchronous circuits however is more challenging than that of synchronous circuits because of the absence of a clock. We discuss some performance measures of special asynchronous networks, viz., response-time properties of asynchronous pipelines with various handshake communications. The response times of a pipeline are the delays between requests and succeeding acknowledgments for the first cell. We derive simple formulas for the bounds on worst-case response time and average-case response time of slid pipelines using a variable-delay model, where delays may vary between a lower and upper bound. The properties are independent of any particular implementation of the cells of the pipeline. The formulas give insight into the role of each parameter and allow a quick back-of-the-envelope prediction of the performance of an asynchronous pipeline.
引用
收藏
页码:308 / 318
页数:11
相关论文
共 18 条
[1]  
BURNS SM, 1991, ADVANCED RESEARCH IN VLSI /, P71
[2]   DESIGN AND ANALYSIS OF DELAY-INSENSITIVE MODULO-N COUNTERS [J].
EBERGEN, JC ;
PEETERS, AMG .
FORMAL METHODS IN SYSTEM DESIGN, 1993, 3 (03) :211-232
[3]   A DERIVATION OF A SERIAL PARALLEL MULTIPLIER [J].
EBERGEN, JC ;
HOOGERWOORD, RR .
SCIENCE OF COMPUTER PROGRAMMING, 1990, 15 (2-3) :201-215
[4]  
EBERGEN JC, 1995, ASYNCHRONOUS DIGITAL, P51
[5]  
Furber S, 1995, ASYNCHRONOUS DIGITAL, P211
[6]   DIET OF THE HEARD ISLAND CORMORANT PHALACROCORAX-ATRICEPS-NIVALIS [J].
GREEN, K ;
WILLIAMS, R ;
WOEHLER, EJ ;
BURTON, HR ;
GALES, NJ ;
JONES, RT .
ANTARCTIC SCIENCE, 1990, 2 (02) :139-141
[7]   AN ALGORITHM FOR EXACT BOUNDS ON THE TIME SEPARATION OF EVENTS IN CONCURRENT SYSTEMS [J].
HULGAARD, H ;
BURNS, SM ;
AMON, T ;
BORRIELLO, G .
IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (11) :1306-1317
[8]  
Hulgaard H., 1994, Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems (Cat. No.94TH06627), P2, DOI 10.1109/ASYNC.1994.656281
[9]  
Josephs M. B., 1994, Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems (Cat. No.94TH06627), P206, DOI 10.1109/ASYNC.1994.656313
[10]  
KEARNEY D, 1995, ASYNCHRONOUS DESIGN, P4