共 37 条
- [1] Sub-45nm resist process using stacked-mask process - art. no. 69232O ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXV, PTS 1 AND 2, 2008, 6923 : O9232 - O9232
- [2] Mask CD correction method using dry etch process PHOTOMASK TECHNOLOGY 2006, PTS 1 AND 2, 2006, 6349
- [3] Novel CD control of HTPSM by advanced process for sub-20 nm tech PHOTOMASK TECHNOLOGY 2015, 2015, 9635
- [4] Sub-55 nm etch process using stacked-mask process JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (7A): : 4286 - 4288
- [5] Sub-55 nm etch process using stacked-mask process Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2007, 46 (7 A): : 4286 - 4288
- [6] Advanced process control with design based metrology - art. no. 651821 Metrology, Inspection, and Process Control for Microlithography XXI, Pts 1-3, 2007, 6518 : 51821 - 51821
- [7] New PEC optimization for the mask fabrication of sub-50nm memory device - art. no. 660725 PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XIV, PTS 1 AND 2, 2007, 6607 : 60725 - 60725
- [8] Resolution enhancement technology for ArF dry lithography at 65 nm node - art. no. 67240Z DESIGN, MANUFACTURING, AND TESTING OF MICRO- AND NANO-OPTICAL DEVICES AND SYSTEMS, 2007, 6724 : Z7240 - Z7240
- [9] Binary and attenuated PSM mask evaluation for sub 50nm device development perspective - art. no. 692436 OPTICAL MICROLITHOGRAPHY XXI, PTS 1-3, 2008, 6924 : 92436 - 92436