A Pattern Extraction Based Background Calibration Technique for SAR ADCs

被引：3

作者：

Ding, Xiang ^{[1
]}

Zhang, Liang ^{[2
]}

Liu, Wenfeng ^{[2
]}

Yi, Dongbai ^{[2
]}

Ma, Yingjiang ^{[2
]}

Hofmann, Klaus ^{[1
]}

机构：

[1] Tech Univ Darmstadt, Integrated Elect Syst Lab, D-64283 Darmstadt, Germany

[2] Gree Elect Appliances Inc, Commun Technol Res Inst, Zhuhai 519015, Peoples R China

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2022年 / 69卷 / 01期

关键词：

Calibration; Convergence; Engines; Capacitors; Mathematical model; Training; Limiting; Digital background calibration; successive approximation register (SAR) analog-to-digital converters (ADCs); least mean square (LMS);

D O I：

10.1109/TCSII.2021.3083805

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This brief presents a pattern extraction based digital background calibration for Successive Approximation Register (SAR) Analog-to-Digital Converters (ADCs). We demonstrate that major factors limiting the convergence rate of the conventional calibration schemes can be addressed by performing pattern extraction and using the extracted patterns to train the calibration engine. Benefiting from the proposed technique, the convergence speed of the calibration can be improved without sacrificing the stability and accuracy of the calibration loop. A lightweight pattern extraction scheme is also introduced to reduce the hardware cost and power consumption.

引用

页码：10 / 14

页数：5

共 9 条

[1] Tester-Assisted Calibration and Screening for Digitally-Calibrated ADCs
Chang, Hsiu-Ming
Lin, Kuan-Yu
Cheng, Kwang-Ting
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (12) : 2838 - 2848
[2] Ding X, 2018, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2018), P192, DOI 10.23919/MIXDES.2018.8436826
[3] Guo MQ, 2019, IEEE CUST INTEGR CIR, DOI [10.1109/CICC.2019.8780222, 10.1109/igsc48788.2019.8957195]
[4] Li HX, 2018, ISSCC DIG TECH PAP I, P242, DOI 10.1109/ISSCC.2018.8310274
[5] Background digital calibration of successive approximation ADC with adaptive equalisation
Liu, W.
Chiu, Y.
[J]. ELECTRONICS LETTERS, 2009, 45 (09) : 456 - 457
[6] A 12-bit, 45-MS/s, 3-mW Redundant Successive-Approximation- Register Analog-to-Digital Converter With Digital Calibration
Liu, Wenbo
Huang, Pingli
Chiu, Yun
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (11) : 2661 - 2672
[7] All-Digital Background Calibration of a Successive Approximation ADC Using the "Split ADC" Architecture
McNeill, John A.
Chan, Ka Yan
Coln, Michael C. W.
David, Christopher L.
Brenneman, Cody
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (10) : 2355 - 2365
[8] Split-Delta Background Calibration for SAR ADCs
Pena-Ramos, Juan-Carlos
Verhelst, Marian
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (02) : 221 - 225
[9] A 2.8 GS/s 44.6 mW Time-Interleaved ADC Achieving 50.9 dB SNDR and 3 dB Effective Resolution Bandwidth of 1.5 GHz in 65 nm CMOS
Stepanovic, Dusan
Nikolic, Borivoje
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (04) : 971 - 982

← 1 →