Efficiency of low-power design techniques in multi-gate FET CMOS circuits

被引：0

作者：

Pacha, C. ^{[1
]}

von Arnim, K. ^{[2
]}

Bauer, F. ^{[1
]}

Schulz, T. ^{[2
]}

Xiong, W. ^{[3
]}

San, K. T. ^{[3
]}

Marshall, A. ^{[3
]}

Baumann, T. ^{[1
]}

Cleavelin, C. -R. ^{[3
]}

Schruefer, K. ^{[1
]}

Berthold, J. ^{[1
]}

机构：

[1] Infineon Technologies, Munich, Germany

[2] Infineon Technol, Leuven, Belgium

[3] Text Instrument, Dallas, TX USA

来源：

ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE | 2007年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Energy dissipation, performance, and voltage scaling of Multi-Gate FET (MuGFET) based CMOS circuits are analyzed using product-representative test circuits composed of 10k devices. The circuits are fabricated in a low power MuGFET CMOS technology, achieve clock frequencies of 370-500MHz at V-DD=1.2V, and operate down to the subthreshold region. Voltage scalabitity of MuGFET circuits is superior to sub-100nm planar CMOS circuits due to excellent short-channel effect control.

引用

页码：111 / +

页数：2

共 50 条

[31] Low-power interface circuits between adiabatic and standard CMOS circuits
Hu, Jianping
Zhou, Dong
Wang, Ling
Dong, Huiying
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 60 (1-2) : 105 - 115
[32] Low-power interface circuits between adiabatic and standard CMOS circuits
Jianping Hu
Dong Zhou
Ling Wang
Huiying Dong
Analog Integrated Circuits and Signal Processing, 2009, 60 : 105 - 115
[33] Multi-Threshold CMOS Design for Low Power Digital Circuits
Hemantha, S.
Dhawan, Amit
Kar, Haranath
2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, : 2560 - 2564
[34] Design techniques for gate-leakage reduction in CMOS circuits
Guindi, RS
Najm, FN
4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2003, : 61 - 65
[35] Design of Low-Power CMOS VCO with Three Transistors NAND Gate and MOS Varactor
Kumar M.
Journal of The Institution of Engineers (India): Series B, 2023, 104 (04) : 851 - 858
[36] Design and analysis of hybrid NEMS-CMOS circuits for ultra low-power applications
Dadgour, Hamed F.
Banerjee, Kaustav
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 306 - +
[37] Low-power dual-port asynchronous CMOS SRAM design techniques
Soon-Hwei, Tan
Poh-Yee, Loh
Sulaiman, Mohd-Shahiman
Yusoff, Zubaida
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2007, 37 (02): : 87 - 93
[38] CMOS/SOI technologies for low-power and low-voltage circuits
Pelloie, JL
Raynaud, C
Faynot, O
Grouillet, A
de Pontcharra, JD
MICROELECTRONIC ENGINEERING, 1999, 48 (1-4) : 327 - 334
[39] Power-gating techniques for low-power adiabatic circuits
Hu, Jianping
Xu, Tiefeng
Lin, Ping
2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 2239 - 2243
[40] BSIM-MG: A versatile multi-gate FET model for mixed-signal design
Dunga, Mohan V.
Lin, Chung-Hsun
Lu, Darsen D.
Xiong, Weize
Cleavelin, C. R.
Patruno, P.
Hwang, Jiunn-Ren
Yang, Fu-Liang
Niknejad, Ali M.
Hul, Chenming
2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 60 - +

← 1 2 3 4 5 →