Efficiency of low-power design techniques in multi-gate FET CMOS circuits

被引：0

作者：

Pacha, C. ^{[1
]}

von Arnim, K. ^{[2
]}

Bauer, F. ^{[1
]}

Schulz, T. ^{[2
]}

Xiong, W. ^{[3
]}

San, K. T. ^{[3
]}

Marshall, A. ^{[3
]}

Baumann, T. ^{[1
]}

Cleavelin, C. -R. ^{[3
]}

Schruefer, K. ^{[1
]}

Berthold, J. ^{[1
]}

机构：

[1] Infineon Technologies, Munich, Germany

[2] Infineon Technol, Leuven, Belgium

[3] Text Instrument, Dallas, TX USA

来源：

ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE | 2007年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Energy dissipation, performance, and voltage scaling of Multi-Gate FET (MuGFET) based CMOS circuits are analyzed using product-representative test circuits composed of 10k devices. The circuits are fabricated in a low power MuGFET CMOS technology, achieve clock frequencies of 370-500MHz at V-DD=1.2V, and operate down to the subthreshold region. Voltage scalabitity of MuGFET circuits is superior to sub-100nm planar CMOS circuits due to excellent short-channel effect control.

引用

页码：111 / +

页数：2

共 50 条

[21] LOW-POWER DESIGN TECHNIQUES FOR HIGH-PERFORMANCE CMOS ADDERS
KO, UM
BALSARA, PT
LEE, W
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (02) : 327 - 333
[22] Design of Low-power Arithmetic Logic Circuits for 45 nm CMOS Technology
Lagostina, Lorenzo
2022 IEEE 21ST MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (IEEE MELECON 2022), 2022, : 7 - 12
[23] Capacitor-Less Low-Power Neuron Circuit with Multi-Gate Feedback Field Effect Transistor
Lee, Junhyeong
Cha, Misun
Kwon, Min-Woo
APPLIED SCIENCES-BASEL, 2023, 13 (04):
[24] Efficiency of body biasing in 90-nm CMOS for low-power digitcal circuits
von Arnim, K
Borinski, E
Seegebrecht, P
Fiedler, H
Brederlow, R
Thewes, R
Berthold, J
Pacha, C
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (07) : 1549 - 1556
[25] TECHNOLOGY FOR DESIGN OF LOW-POWER CIRCUITS
BITTMANN, CA
WILSON, GH
WHITTIER, RJ
WAITS, RK
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1970, SC 5 (01) : 29 - +
[26] LOW-POWER CMOS DIGITAL DESIGN
CHANDRAKASAN, AP
SHENG, S
BRODERSEN, RW
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) : 473 - 484
[27] LOW-POWER CMOS DIGITAL DESIGN
CHANDRAKASAN, AP
SHENG, S
BRODERSEN, RW
IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (04) : 371 - 382
[28] Low-power design techniques
Roy, K
INTEGRATION-THE VLSI JOURNAL, 2006, 39 (02) : 63 - 63
[29] Low-power CMOS threshold-logic gate
Avedillo, MJ
Quintana, JM
Rueda, A
Jimenez, E
ELECTRONICS LETTERS, 1995, 31 (25) : 2157 - 2159
[30] CMOS adaptive biasing circuits for low-power applications
Cardarilli, GC
Ferri, G
1997 21ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, VOLS 1 AND 2, 1997, : 747 - 750

← 1 2 3 4 5 →