Kaolin: a System-level AADL Tool for FPGA Design Reuse, Upgrade and Migration

被引:0
|
作者
Blouin, Dominique [1 ,2 ]
Ochoa-Ruiz, Gilberto [1 ]
Eustache, Yvan [1 ]
Diguet, Jean-Philippe [1 ]
机构
[1] Univ Bretagne Sud, Lab STICC, CNRS, UMR 6285,Ctr Rech, BP 92116, F-56321 Lorient, France
[2] Hasso Plattner Inst, Syst Anal & Modeling Grp, D-14482 Potsdam, Germany
来源
2015 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS) | 2015年
关键词
MDD; MBE; EDA and CAD Tools; FPGA; AADL;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Nowadays, the development, maintenance and evolution of products based on FPGAs remains a difficult and time consuming task, especially in today's stringent and fast-paced markets. Designers need to master technology-specific implementation details, which often vary across FPGA models, tool versions and vendors, thus making it difficult to port code from one target device to another. To address these problems, we present the Kaolin model-based development process and tool. Kaolin users design their systems at the functional level, whilst the execution platform-specific details are automatically generated according to the selected FPGA platform model. Additionally, legacy HDL code can be imported thanks to state-of-the-art bi-directional model transformations, so that existing systems can be retargeted to other FPGA platforms. The advantages of Kaolin are demonstrated via an industrial acoustic recorder case study, which has been automatically imported into Kaolin and retargeted to a different FPGA platform with improved performances.
引用
收藏
页数:8
相关论文
共 15 条
  • [1] CMOST: A System-Level FPGA Compilation Framework
    Zhang, Peng
    Huang, Muhuan
    Xiao, Bingjun
    Huang, Hui
    Cong, Jason
    2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
  • [2] FPGA system-level based design of multi-axis ADRC controller
    Stankovic, Momir R.
    Manojlovic, Stojadin M.
    Simic, Slobodan M.
    Mitrovic, Srdan T.
    Naumovic, Milica B.
    MECHATRONICS, 2016, 40 : 146 - 155
  • [3] A system-level FPGA design methodology for video applications with weakly-programmable hardware components
    Sahlbach, Henning
    Thiele, Daniel
    Ernst, Rolf
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2017, 13 (02) : 291 - 309
  • [4] A system-level FPGA design methodology for video applications with weakly-programmable hardware components
    Henning Sahlbach
    Daniel Thiele
    Rolf Ernst
    Journal of Real-Time Image Processing, 2017, 13 : 291 - 309
  • [5] FPGA HARDWARE DESIGN, SIMULATION AND SYNTHESIS FOR A INDEPENDENT COMPONENT ANALYSIS ALGORITHM USING SYSTEM-LEVEL DESIGN SOFTWARE
    Oliveira da Silva, Alan Paulo
    Guimaraes Guerreiro, Ana Maria
    Doria Neto, Adriao Duarte
    IMCIC 2010: INTERNATIONAL MULTI-CONFERENCE ON COMPLEXITY, INFORMATICS AND CYBERNETICS, VOL II, 2010, : 202 - 207
  • [6] Analyzing System-Level Information's Correlation to FPGA Placement
    Gharibian, Farnaz
    Shannon, Lesley
    Jamieson, Peter
    Chung, Kevin
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2013, 6 (03)
  • [7] FPGA-based test equipment for system-level MEMS switch series
    Liu, Peng
    Lou, Wenzhong
    Lu, Yufei
    Feng, Xinyu
    Key Engineering Materials, 2015, 645 : 572 - 576
  • [8] Early Timing Estimation for System-Level Design Using FPGAs
    Andrade, Hugo
    Ghosal, Arkadeb
    Limaye, Rhishikesh
    Malik, Sadia
    Petersen, Newton
    Ravindran, Kaushik
    Trung Tran
    Wang, Guoqiang
    Yang, Guang
    FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2012, : 271 - 271
  • [9] Accelerating AES in 5G Security Protocols: A System-Level FPGA Implementation
    Xu, Kunhuan
    Ye, Dongshan
    Chen, Xiang
    Wang, Xijun
    Tian, Zhigang
    Shen, Chunsheng
    Zhao, Ming
    Wu, Song
    Liu, Jie
    Zhi, Hui
    2024 14TH INTERNATIONAL SYMPOSIUM ON COMMUNICATION SYSTEMS, NETWORKS AND DIGITAL SIGNAL PROCESSING, CSNDSP 2024, 2024, : 362 - 367
  • [10] The Design of FMCW Radar Liquid Level Measuring System Based on FPGA
    Zhao Zeng-rong
    Qiu Yao-hui
    PROCEEDINGS OF 2014 IEEE WORKSHOP ON ADVANCED RESEARCH AND TECHNOLOGY IN INDUSTRY APPLICATIONS (WARTIA), 2014, : 536 - 538