A Suggestion for a fast residue multiplier for a family of moduli of the form (2n-(2p±1))

被引：16
作者：
Hiasat, AA [1 ]
机构：
[1] Princess Sumaya Univ, Dept Elect Engn, Amman 11941, Jordan
来源：
COMPUTER JOURNAL | 2004年 / 47卷 / 01期
关键词：
D O I：
10.1093/comjnl/47.1.93
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The family of moduli that has the form (2(n) - (2(p) +/- 1)) is considered in this paper. A suggestion for a fast residue multiplier for this family of moduli is introduced. The multiplication algorithm proposed in this paper generates (2n + p - 2) partial products; however, it compresses the magnitude of each partial product to be less than 2(n). Although it requires an additional integrated circuit area compared with the most recent published study, the new proposed modular multiplier has a logarithmic delay, which makes it faster than any other modular multiplier. Moreover, it is even faster than binary-based iterative array multipliers with a final CLA addition. The proposed modular multiplier is very suitable for medium and large dynamic ranges.
引用
收藏
页码：93 / 102
页数：10
相关论文
共 32 条
[21]   NOVEL APPROACHES TO THE DESIGN OF VLSI RNS MULTIPLIERS [J].
RADHAKRISHNAN, D ;
YUAN, Y .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (01) :52-57
[22]   PRACTICAL REALIZATION OF MOD-P, P-PRIME MULTIPLIER [J].
RAMNARAYAN, AS .
ELECTRONICS LETTERS, 1980, 16 (12) :466-467
[23]   The Montgomery modular inverse -: Revisited [J].
Savas, E ;
Koç, ÇK .
IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (07) :763-766
[24]   An efficient residue to weighted converter for a new residue number system [J].
Skavantzos, A .
PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, :185-191
[25]  
Soderstrand M., 1986, RESIDUE NUMBER SYSTE
[26]   A HIGH-SPEED LOW-COST MODULO PI MULTIPLIER WITH RNS ARITHMETIC APPLICATIONS [J].
SODERSTRAND, MA ;
VERNIA, C .
PROCEEDINGS OF THE IEEE, 1980, 68 (04) :529-532
[27]  
Szabo N.S., 1967, RESIDUE ARITHMETIC I
[28]  
TAYLOR FJ, 1982, IEEE T COMPUT, V31, P540, DOI 10.1109/TC.1982.1676036
[29]   SYSTOLIC MODULAR MULTIPLICATION [J].
WALTER, CD .
IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (03) :376-378
[30]  
WASER F, 1982, INTRO ARITHMETIC DIG
1234